JPH0559465B2 - - Google Patents

Info

Publication number
JPH0559465B2
JPH0559465B2 JP1111189A JP1111189A JPH0559465B2 JP H0559465 B2 JPH0559465 B2 JP H0559465B2 JP 1111189 A JP1111189 A JP 1111189A JP 1111189 A JP1111189 A JP 1111189A JP H0559465 B2 JPH0559465 B2 JP H0559465B2
Authority
JP
Japan
Prior art keywords
register
data
input
priority
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1111189A
Other languages
English (en)
Japanese (ja)
Other versions
JPH02190960A (ja
Inventor
Tsukasa Aoki
Toshihiro Takano
Noboru Ita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP1111189A priority Critical patent/JPH02190960A/ja
Publication of JPH02190960A publication Critical patent/JPH02190960A/ja
Publication of JPH0559465B2 publication Critical patent/JPH0559465B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
JP1111189A 1989-01-20 1989-01-20 キューイング制御方式 Granted JPH02190960A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1111189A JPH02190960A (ja) 1989-01-20 1989-01-20 キューイング制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1111189A JPH02190960A (ja) 1989-01-20 1989-01-20 キューイング制御方式

Publications (2)

Publication Number Publication Date
JPH02190960A JPH02190960A (ja) 1990-07-26
JPH0559465B2 true JPH0559465B2 (enrdf_load_stackoverflow) 1993-08-31

Family

ID=11768898

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1111189A Granted JPH02190960A (ja) 1989-01-20 1989-01-20 キューイング制御方式

Country Status (1)

Country Link
JP (1) JPH02190960A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4669821B2 (ja) * 2006-07-12 2011-04-13 Ｎｅｃインフロンティア株式会社 キューイングシステム、通信端末及びそれらに用いるキューイング制御方法
JP5388323B2 (ja) * 2007-11-09 2014-01-15 独立行政法人 宇宙航空研究開発機構 計算機

Also Published As

Publication number Publication date
JPH02190960A (ja) 1990-07-26

Similar Documents

Publication Publication Date Title
EP0550164B1 (en) Method and apparatus for interleaving multiple-channel DMA operations
JP2539614B2 (ja) ポインタアドレスを発生するための装置および方法
US5448702A (en) Adapters with descriptor queue management capability
JP3335172B2 (ja) データ処理システム及びそれに使用するための入出力プロセッサ
US5386532A (en) Method and apparatus for transferring data between a memory and a plurality of peripheral units through a plurality of data channels
US5784647A (en) Interface for fetching highest priority demand from priority queue, predicting completion within time limitation then issuing demand, else adding demand to pending queue or canceling
KR100766732B1 (ko) 고속의 낮은 오버헤드의 콘텍스트 전환을 실행하는 디바이스 및 방법
US20030177288A1 (en) Multiprocessor system
US5265203A (en) Hardware multiprocess scheduler in a graphics rendering processor
JP3431941B2 (ja) データ処理システムにおける命令の実行順序を決定する方法および装置
US4878173A (en) Controller burst multiplexor channel interface
JPH0559465B2 (enrdf_load_stackoverflow)
EP0546354B1 (en) Interprocessor communication system and method for multiprocessor circuitry
JP3240863B2 (ja) 調停回路
JPH08314850A (ja) 計算機システムのバスブリッジ
JP3115801B2 (ja) 並列計算機システム
JPH0149972B2 (enrdf_load_stackoverflow)
JP3447820B2 (ja) バスコントローラ
SU1702378A1 (ru) Устройство дл обмена информацией
JP2002132702A (ja) メモリ制御方式
JPH0833869B2 (ja) データ処理装置
KR0131860B1 (ko) 다중처리기 시스템의 콘솔 입출력 구동장치 및 그 방법
JPH0535507A (ja) 中央処理装置
JPH0512219A (ja) プロセス転送方式
JPH0719247B2 (ja) 情報処理装置における命令発信制御方式