JPH0555287A - 半導体集積回路装置 - Google Patents

半導体集積回路装置

Info

Publication number
JPH0555287A
JPH0555287A JP3213409A JP21340991A JPH0555287A JP H0555287 A JPH0555287 A JP H0555287A JP 3213409 A JP3213409 A JP 3213409A JP 21340991 A JP21340991 A JP 21340991A JP H0555287 A JPH0555287 A JP H0555287A
Authority
JP
Japan
Prior art keywords
lead frame
coil
integrated circuit
bonding wire
semiconductor integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3213409A
Other languages
English (en)
Inventor
Satoshi Sawada
智 澤田
Akira Nakada
章 中田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP3213409A priority Critical patent/JPH0555287A/ja
Publication of JPH0555287A publication Critical patent/JPH0555287A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6605High-frequency electrical connections
    • H01L2223/6611Wire connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554Coating
    • H01L2224/4556Disposition, e.g. coating on a part of the core
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554Coating
    • H01L2224/45565Single coating layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554Coating
    • H01L2224/45599Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48092Helix
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】 【目的】半導体集積回路の出力端子からでる電磁波の不
要輻射の出力レベルを減衰させ、システム自身及び外部
機器に対する影響を削減させる。 【構成】半導体集積回路内のボンディングワイヤーはコ
イル形状で、チップとリードフレームとがボンディング
ワイヤーで接続され、リードフレームと接地電位間をチ
ップ内に形成したトランジスタの容量を用いて接続、樹
脂はフェライトを含有している。

Description

【発明の詳細な説明】
【0001】
【産業上の利用分野】本発明は、半導体集積回路から電
気信号を出力するための、出力端子の回路形成方法に関
する。
【0002】
【従来の技術】現在、半導体集積回路は、数多くの電気
製品に利用され、小型、多機能化を実現してきた。
【0003】しかし最近、半導体集積回路自身から輻射
される電磁波によるシステム全体の誤動作、また受信装
置への混信を問題視するケースが多くなってきている。
【0004】半導体集積回路から輻射される電磁波は主
にエネルギーレベルの高い出力端子から輻射されるもの
である。この様な不要輻射が発生する原因は、出力波形
が方形波であり多くの高調波成分を含んでいる為であ
る。したがって、出力端子から輻射される周波数成分は
基本波の他に基本波の近傍及び基本波の正数倍にスプリ
アスを共なっている。
【0005】近年、半導体集積回路の高集積度化が進む
につれて、集積される回路及び入力・出力の端子数は増
大する傾向にある。しかし、図7の従来の半導体集積回
路の出力部分の構造図で示されるように、不要輻射の低
減対策を行っている端子は殆ど無く、半導体集積回路を
使用してシステムを組む場合、システムの基板上で自己
防衛対策を行っているのが現状である。
【0006】
【発明が解決しようとする課題】前記の様に、半導体集
積回路からの不要輻射に関する対策はシステム内部で行
わなければならなかった。本発明は、この様な従来技術
の不具合点を解消するもので、最小限の素子の追加によ
って半導体集積回路からの不要輻射の低減を目的として
いる。
【0007】
【課題を解決するための手段】本発明は、チップとボン
ディングワイヤーとリードフレームと樹脂を含む半導体
集積回路装置において、ボンディングワイヤーはコイル
形状で、チップとリードフレームとがボンディングワイ
ヤーで接続され、リードフレームと接地電位間をチップ
内に形成したトランジスタの容量を用いて接続、樹脂は
フェライトを含有している事を特徴としている。
【0008】
【作用】本発明の上記手段によりチップとリードフレー
ム間にフィルターが形成され、出力端子から輻射される
高調波成分を低減させる事ができる。
【0009】
【実施例】以下、実施例に基づいて本発明を詳細に説明
する。
【0010】図1は本発明を実施した集積回路の出力回
路の例である。この回路は出力パッドと出力ピン間にT
型の定K型ローパスフィルターを挿入したものである。
【0011】各素子は次の様に形成する。まずフィルタ
ーの入力部分のコイルは、集積回路内部のチップの出力
パッドとリードフレーム間を継ぐボンディングワイヤー
を変形し空心コイルにする。この空心コイル拡大図を図
2に示す。フィルターの出力部分のコイルは、リードフ
レームをフェライトを含んだパッケージで上下から挟み
コイルを形成する。このフェライトを使ったコイルの断
面図を図3に示す。
【0012】コンデンサはチップ内に容量接続用のトラ
ンジスタを形成し、このゲート容量を利用する。このト
ランジスタのゲートは専用のパッドを持っており、この
パッドとリードフレームをボンディングワイヤーで接続
してリードフレームとアース間に容量を付ける事ができ
る。
【0013】この様に前述した2個のコイルと容量によ
りT型の定K型ローパスフィルターを形成する事ができ
る。
【0014】従来、集積回路の出力部分にはフィルター
は挿入されていない為、図4の様な周波数成分を出力端
子から放射していた。
【0015】今回挿入したローパスフィルターの一般的
な特性を図5に示す。
【0016】この特性は通過帯域と減衰帯域に分けるこ
とができる。したがって出力パッドからでる基本波をフ
ィルターの通過帯域に、2倍以上の高調波を減衰帯域に
なる様にの値を設定する事で出力端子から出る高調波成
分を抑圧することができる。
【0017】このフィルターのコイル3、コイル5とコ
ンデンサ4の定数は次式より求めることができる。
【0018】 L1=L2=Z0/(2πf) C1=1/(2πfZ0) L1 :フィルターの入力側コイルのインダクタンス[H] L2 :フィルターの入力側コイルのインダクタンス[H] C1 :リードフレームとアース間ののリアクタンス[F] Z0 :フィルターの入出力インピーダンス [Ω] f :設計周波数 [Hz] L1,L2,C1の値を算出する場合、出力されるデー
タサイクルの最高周波数に設計周波数を設定する。この
場合の通過帯域は設計周波数の1.55倍の周波数とな
る。
【0019】T型の定K型ローパスフィルターを挿入し
た場合の出力端子から輻射される周波数成分を図6に示
す。
【0020】
【発明の効果】以上述べてきた様に、本発明によれば、
ボンディングワイヤーを利用してローパスフィルターを
形成することにより半導体集積回路の出力端子からの高
調波の不要輻射を効果的に減少させる事が可能になっ
た。
【0021】従って、半導体装置全体としての高調波に
よる不要輻射の発生を抑制することが可能になり誤動作
の発生、受信設備への混信の低減が可能になった。
【0022】特に、本発明は、多数の出力端子を有する
大規模集積回路において著しく大きな効果を得ることが
できるであろう。
【図面の簡単な説明】
【図1】本発明を実施した半導体集積回路装置の出力回
路の構造図。
【図2】本発明を実施したボンディングワイヤーを変形
したコイルの拡大図。
【図3】本発明を実施したリードフレームの回りをフェ
ライトで囲んだコイルの断面図。
【図4】従来技術による半導体集積回路装置の出力端子
から輻射される周波数スペクトラムの例を示す図。
【図5】本発明を実施したローパスフィルターの周波数
特性の例を示す図。
【図6】本発明を実施した半導体集積回路装置の出力端
子から輻射される周波数スペクトラムの例を示す図。
【図7】従来の半導体集積回路の出力部分の構造図。
【符号の説明】
1 チップのウエハー 2 容量接続用パッド 3 チップの出力パッド 4 ボンディングワイヤー 5 ボンディングワイヤーを変形したコイル 6 リードフレーム 7 コーティング材 8 フェライト 9 樹脂 10 通過帯域 11 減衰帯域

Claims (1)

    【特許請求の範囲】
  1. 【請求項1】 チップとボンディングワイヤーとリード
    フレームと樹脂を含む半導体集積回路装置において、ボ
    ンディングワイヤーはコイル形状で、チップとリードフ
    レームとがボンディングワイヤーで接続され、リードフ
    レームと接地電位間をチップ内に形成したトランジスタ
    の容量を用いて接続、樹脂はフェライトを含有している
    事を特徴とする半導体集積回路装置。
JP3213409A 1991-08-26 1991-08-26 半導体集積回路装置 Pending JPH0555287A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3213409A JPH0555287A (ja) 1991-08-26 1991-08-26 半導体集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3213409A JPH0555287A (ja) 1991-08-26 1991-08-26 半導体集積回路装置

Publications (1)

Publication Number Publication Date
JPH0555287A true JPH0555287A (ja) 1993-03-05

Family

ID=16638753

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3213409A Pending JPH0555287A (ja) 1991-08-26 1991-08-26 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JPH0555287A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998036454A1 (en) * 1997-02-18 1998-08-20 The Whitaker Corporation Integrated circuit having a parasitic resonance filter
EP1168607A3 (en) * 2000-06-22 2005-12-28 Texas Instruments Incorporated An on-chip signal filter with bond wire inductors
JP2007189241A (ja) * 1999-02-25 2007-07-26 Formfactor Inc 集積回路の相互接続システム

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998036454A1 (en) * 1997-02-18 1998-08-20 The Whitaker Corporation Integrated circuit having a parasitic resonance filter
JP2007189241A (ja) * 1999-02-25 2007-07-26 Formfactor Inc 集積回路の相互接続システム
EP1168607A3 (en) * 2000-06-22 2005-12-28 Texas Instruments Incorporated An on-chip signal filter with bond wire inductors

Similar Documents

Publication Publication Date Title
US5220298A (en) Integrated circuit having a built-in noise filter
US4761623A (en) Broadband RFI power line filter
US5422615A (en) High frequency circuit device
US5491301A (en) Shielding method and circuit board employing the same
JPS6352781B2 (ja)
EP0930653B1 (en) High frequency semiconductor device
US7427904B2 (en) Ultra-high-frequency notch filter having an inductance set by selecting a conductor width
JP3654136B2 (ja) 擬似大地化の方法及び装置
TW536807B (en) Inductance element and semiconductor device
US5311122A (en) RF test equipment and wire bond interface circuit
JPH0555287A (ja) 半導体集積回路装置
JP2880734B2 (ja) 集積回路及びその接続回路
CN109241578B (zh) 低通滤波器设计方法及装置
US20070096273A1 (en) Reduction of Electromagnetic Interference in Integrated Circuit Device Packages
JPS62139395A (ja) 多機能回路基板
US3539948A (en) Radio frequency directional couplers
CN217216499U (zh) 一种降低emc辐射超标风险的有源晶振电路
JPS59216468A (ja) フイルタ
JPH0543478Y2 (ja)
JPS6364081B2 (ja)
JPH03102808A (ja) ノイズフィルタ
JPS59106141A (ja) 半導体集積回路における雑音電磁波の抑制方法
JPH04162557A (ja) Lsiパッケージ
JPH0541462A (ja) 半導体集積回路装置
JPS60105310A (ja) 表面弾性波フイルタ