JPH0554296B2 - - Google Patents
Info
- Publication number
- JPH0554296B2 JPH0554296B2 JP63334189A JP33418988A JPH0554296B2 JP H0554296 B2 JPH0554296 B2 JP H0554296B2 JP 63334189 A JP63334189 A JP 63334189A JP 33418988 A JP33418988 A JP 33418988A JP H0554296 B2 JPH0554296 B2 JP H0554296B2
- Authority
- JP
- Japan
- Prior art keywords
- clock
- signal
- phase
- output
- switching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000000872 buffer Substances 0.000 claims description 50
- 230000000903 blocking effect Effects 0.000 claims description 7
- 238000005070 sampling Methods 0.000 claims description 6
- 230000000630 rising effect Effects 0.000 claims description 3
- 230000005540 biological transmission Effects 0.000 description 8
- 238000004891 communication Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- 238000012546 transfer Methods 0.000 description 5
- 101100208128 Arabidopsis thaliana TSA1 gene Proteins 0.000 description 4
- 101100208421 Candida albicans (strain SC5314 / ATCC MYA-2876) TMP1 gene Proteins 0.000 description 4
- 101100182720 Homo sapiens LY6E gene Proteins 0.000 description 4
- 101100201844 Homo sapiens RSPH1 gene Proteins 0.000 description 4
- 102100032131 Lymphocyte antigen 6E Human genes 0.000 description 4
- 102100035089 Radial spoke head 1 homolog Human genes 0.000 description 4
- 101100153788 Schizosaccharomyces pombe (strain 972 / ATCC 24843) tpx1 gene Proteins 0.000 description 4
- 101150048440 TSA1 gene Proteins 0.000 description 4
- 101150104676 TSA2 gene Proteins 0.000 description 4
- 101150082572 TSB1 gene Proteins 0.000 description 4
- 238000013500 data storage Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
Landscapes
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63334189A JPH02180456A (ja) | 1988-12-29 | 1988-12-29 | クロック切換回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63334189A JPH02180456A (ja) | 1988-12-29 | 1988-12-29 | クロック切換回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH02180456A JPH02180456A (ja) | 1990-07-13 |
| JPH0554296B2 true JPH0554296B2 (enrdf_load_stackoverflow) | 1993-08-12 |
Family
ID=18274535
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP63334189A Granted JPH02180456A (ja) | 1988-12-29 | 1988-12-29 | クロック切換回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH02180456A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4968340B2 (ja) * | 2007-11-21 | 2012-07-04 | 富士通株式会社 | 記憶回路及び記憶回路の制御方法 |
-
1988
- 1988-12-29 JP JP63334189A patent/JPH02180456A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH02180456A (ja) | 1990-07-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4970405A (en) | Clock selection circuit for selecting one of a plurality of clock pulse signals | |
| EP0135879B1 (en) | Interface circuit and method for connecting a memory controller with a synchronous or an asynchronous bus system | |
| US5274678A (en) | Clock switching apparatus and method for computer systems | |
| US5263172A (en) | Multiple speed synchronous bus having single clock path for providing first or second clock speed based upon speed indication signals | |
| JP3856696B2 (ja) | ２倍データ速度同期式動的ランダムアクセスメモリのための構成可能同期装置 | |
| JP4315552B2 (ja) | 半導体集積回路装置 | |
| US20110116337A1 (en) | Synchronising between clock domains | |
| US5408641A (en) | Programmable data transfer timing | |
| CA2407407A1 (en) | A low latency fifo circuit for mixed clock systems | |
| US5758131A (en) | Bus adapter for synchronizing communications between two circuits running at different clock rates | |
| US5148112A (en) | Efficient arbiter | |
| GB2321351A (en) | Data transfer across clock domains | |
| US4580243A (en) | Circuit for duplex synchronization of asynchronous signals | |
| EP3739463B1 (en) | Circuit for asynchronous data transfer | |
| JPH0554296B2 (enrdf_load_stackoverflow) | ||
| US6092129A (en) | Method and apparatus for communicating signals between circuits operating at different frequencies | |
| JP3468977B2 (ja) | 同期回路間データストリーム制御方法及びその制御装置 | |
| US6255869B1 (en) | Method and apparatus for system resource negotiation | |
| JP2645462B2 (ja) | データ処理システム | |
| US5023870A (en) | Interface circuit for data transmission between a microprocessor system and a time-division-multiplexed system | |
| US6128356A (en) | CMOS circuit composed of CMOS circuit blocks arranged in bit-parallel data paths | |
| JP2534765B2 (ja) | プログラマブルコントロ―ラにおけるｉ／ｏバス拡張装置 | |
| JPH0690657B2 (ja) | クロツク切替回路 | |
| JPH01147648A (ja) | データ記憶装置 | |
| JPS63282820A (ja) | クロック信号切換え方式 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313532 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20070812 Year of fee payment: 14 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080812 Year of fee payment: 15 |
|
| LAPS | Cancellation because of no payment of annual fees |