JPH054704B2 - - Google Patents
Info
- Publication number
- JPH054704B2 JPH054704B2 JP24932685A JP24932685A JPH054704B2 JP H054704 B2 JPH054704 B2 JP H054704B2 JP 24932685 A JP24932685 A JP 24932685A JP 24932685 A JP24932685 A JP 24932685A JP H054704 B2 JPH054704 B2 JP H054704B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- data
- register
- control unit
- byte
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24932685A JPS62108350A (ja) | 1985-11-07 | 1985-11-07 | 2バイトバスチヤネル制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24932685A JPS62108350A (ja) | 1985-11-07 | 1985-11-07 | 2バイトバスチヤネル制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62108350A JPS62108350A (ja) | 1987-05-19 |
| JPH054704B2 true JPH054704B2 (cs) | 1993-01-20 |
Family
ID=17191341
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP24932685A Granted JPS62108350A (ja) | 1985-11-07 | 1985-11-07 | 2バイトバスチヤネル制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62108350A (cs) |
-
1985
- 1985-11-07 JP JP24932685A patent/JPS62108350A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62108350A (ja) | 1987-05-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0301501A3 (en) | Fault tolerant digital data processor with improved bus protocol | |
| JPH06105927B2 (ja) | デ−タ転送速度可変制御方式 | |
| US5155807A (en) | Multi-processor communications channel utilizing random access/sequential access memories | |
| JPH0232656B2 (cs) | ||
| JPH054704B2 (cs) | ||
| JPH0225958A (ja) | 高速データ転送システム | |
| JPS59229663A (ja) | 平行処理マルチcpuシステム | |
| JPH0337339B2 (cs) | ||
| JPH0439701B2 (cs) | ||
| JPS585824A (ja) | チヤネル間デ−タ転送方式 | |
| JPS6217879Y2 (cs) | ||
| JPS5844427Y2 (ja) | 情報処理装置 | |
| JPS6459446A (en) | Information processing system | |
| JPH0246967B2 (cs) | ||
| JPH0521376B2 (cs) | ||
| KR830001847B1 (ko) | 복수의 마이크로세서를 제어하는 시스템 | |
| JPS61166666A (ja) | 情報処理システム | |
| SU1221656A1 (ru) | Многоканальное устройство управлени обменом информацией между ЭВМ | |
| EP0330110A3 (en) | Direct memory access controller | |
| JPH0476151B2 (cs) | ||
| JPS63201810A (ja) | 情報処理システムの時刻方式 | |
| JPH03253960A (ja) | バス接続形式の制御システム | |
| JPH0426744B2 (cs) | ||
| JPH02201569A (ja) | マイクロプロセッサ間通信方式 | |
| JPS61241863A (ja) | 共通メモリのアクセス方式 |