JPH0544686B2 - - Google Patents

Info

Publication number
JPH0544686B2
JPH0544686B2 JP62016339A JP1633987A JPH0544686B2 JP H0544686 B2 JPH0544686 B2 JP H0544686B2 JP 62016339 A JP62016339 A JP 62016339A JP 1633987 A JP1633987 A JP 1633987A JP H0544686 B2 JPH0544686 B2 JP H0544686B2
Authority
JP
Japan
Prior art keywords
circuit
output
input
adder
arithmetic logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62016339A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62197823A (ja
Inventor
Robaato Suteinaa Uorutaa
Adoryuu Shimonshiku Hooru
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SUTAA TEKUNOROJIIZU Inc
Original Assignee
SUTAA TEKUNOROJIIZU Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SUTAA TEKUNOROJIIZU Inc filed Critical SUTAA TEKUNOROJIIZU Inc
Publication of JPS62197823A publication Critical patent/JPS62197823A/ja
Publication of JPH0544686B2 publication Critical patent/JPH0544686B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/10—Geometric effects
    • G06T15/40—Hidden part removal
    • G06T15/405—Hidden part removal using Z-buffer
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/14—Conversion to or from non-weighted codes
    • H03M7/24—Conversion to or from floating-point codes
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3812—Devices capable of handling different types of numbers
    • G06F2207/382—Reconfigurable for different fixed word lengths
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3884—Pipelining
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49905—Exception handling
    • G06F7/4991—Overflow or underflow

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Computing Systems (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Geometry (AREA)
  • Computer Graphics (AREA)
  • Nonlinear Science (AREA)
  • Complex Calculations (AREA)
  • Image Generation (AREA)
JP62016339A 1986-01-30 1987-01-28 多能算術論理回路 Granted JPS62197823A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/824,053 US4815021A (en) 1986-01-30 1986-01-30 Multifunction arithmetic logic unit circuit
US824053 1986-01-30

Publications (2)

Publication Number Publication Date
JPS62197823A JPS62197823A (ja) 1987-09-01
JPH0544686B2 true JPH0544686B2 (en, 2012) 1993-07-07

Family

ID=25240489

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62016339A Granted JPS62197823A (ja) 1986-01-30 1987-01-28 多能算術論理回路

Country Status (5)

Country Link
US (1) US4815021A (en, 2012)
JP (1) JPS62197823A (en, 2012)
DE (1) DE3701599A1 (en, 2012)
FR (1) FR2593620A1 (en, 2012)
GB (1) GB2186105B (en, 2012)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0776911B2 (ja) * 1988-03-23 1995-08-16 松下電器産業株式会社 浮動小数点演算装置
US5038309A (en) * 1989-09-15 1991-08-06 Sun Microsystems, Inc. Number conversion apparatus
DE3936334A1 (de) * 1989-10-30 1991-05-02 Siemens Ag Datentransfer-verfahren
JPH04290122A (ja) * 1991-03-19 1992-10-14 Fujitsu Ltd 数値表現変換装置
US5420815A (en) * 1991-10-29 1995-05-30 Advanced Micro Devices, Inc. Digital multiplication and accumulation system
EP0627682B1 (en) * 1993-06-04 1999-05-26 Sun Microsystems, Inc. Floating-point processor for a high performance three dimensional graphics accelerator
ATE185204T1 (de) * 1993-08-09 1999-10-15 Siemens Ag Signalverarbeitungseinrichtung
JP4072738B2 (ja) * 1997-08-21 2008-04-09 Ｓｍｃ株式会社 ５ポート電磁弁ボディを利用した３ポート電磁弁
US7043511B1 (en) * 2002-08-30 2006-05-09 Lattice Semiconductor Corporation Performing conditional operations in a programmable logic device
US8667045B1 (en) * 2011-05-11 2014-03-04 Altera Corporation Generalized parallel counter structures in logic devices
US9043290B2 (en) 2013-01-14 2015-05-26 International Business Machines Corporation Rewriting relational expressions for different type systems
US9916130B2 (en) 2014-11-03 2018-03-13 Arm Limited Apparatus and method for vector processing
GB2560766B (en) * 2017-03-24 2019-04-03 Imagination Tech Ltd Floating point to fixed point conversion
US10673438B1 (en) * 2019-04-02 2020-06-02 Xilinx, Inc. Digital signal processing block
US12229554B2 (en) 2021-08-31 2025-02-18 Intel Corporation BFLOAT16 fused multiply instructions
US20230061618A1 (en) * 2021-08-31 2023-03-02 Intel Corporation Bfloat16 square root and/or reciprocal square root instructions
US12379927B2 (en) 2021-08-31 2025-08-05 Intel Corporation BFLOAT16 scale and/or reduce instructions
EP4318227A1 (en) * 2022-08-03 2024-02-07 Intel Corporation 8-bit floating point square root and/or reciprocal square root instructions

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3551665A (en) * 1966-09-13 1970-12-29 Ibm Floating point binary adder utilizing completely sequential hardware
US4037094A (en) * 1971-08-31 1977-07-19 Texas Instruments Incorporated Multi-functional arithmetic and logical unit
JPS5833572B2 (ja) * 1977-10-21 1983-07-20 株式会社東芝 情報処理方式
JPS5776634A (en) * 1980-10-31 1982-05-13 Hitachi Ltd Digital signal processor
JPS57196355A (en) * 1981-05-27 1982-12-02 Toshiba Corp Data processor
US4417314A (en) * 1981-07-14 1983-11-22 Rockwell International Corporation Parallel operating mode arithmetic logic unit apparatus
US4475237A (en) * 1981-11-27 1984-10-02 Tektronix, Inc. Programmable range recognizer for a logic analyzer
US4454589A (en) * 1982-03-12 1984-06-12 The Unite States of America as represented by the Secretary of the Air Force Programmable arithmetic logic unit
JPS59149539A (ja) * 1983-01-28 1984-08-27 Toshiba Corp 固定小数点−浮動小数点変換装置
US4524345A (en) * 1983-02-14 1985-06-18 Prime Computer, Inc. Serial comparison flag detector

Also Published As

Publication number Publication date
FR2593620A1 (fr) 1987-07-31
GB8701631D0 (en) 1987-03-04
DE3701599C2 (en, 2012) 1992-01-16
DE3701599A1 (de) 1987-08-06
JPS62197823A (ja) 1987-09-01
US4815021A (en) 1989-03-21
GB2186105A (en) 1987-08-05
GB2186105B (en) 1989-10-25

Similar Documents

Publication Publication Date Title
JPH0544686B2 (en, 2012)
JP2662196B2 (ja) 演算結果正規化方法及び装置
JP3492638B2 (ja) 浮動小数点乗算器
US5963461A (en) Multiplication apparatus and methods which generate a shift amount by which the product of the significands is shifted for normalization or denormalization
US4999803A (en) Floating point arithmetic system and method
US5508948A (en) Numeric representation converting apparatus and vector processor unit such apparatus
KR100465371B1 (ko) 덧셈 및 반올림 연산을 동시에 수행하는 부동 소수점ａｌｕ 연산 장치
EP0264048A2 (en) Thirty-two bit bit-slice
JPH0568725B2 (en, 2012)
EP0543024B1 (en) Divider
US5235539A (en) Method and apparatus for generating carry out signals
US5117384A (en) Method and apparatus for exponent adder
JP4439060B2 (ja) 浮動小数点加算器
Yuen A note on base–2 arithmetic logic
JP3429927B2 (ja) 浮動小数点演算装置の正規化回路装置
JPH09114641A (ja) 最上位デジットを決定するための装置と方法
San et al. Hardware implementation of floating-point operating devices by using IEEE-754 binary arithmetic standard
EP1041720B1 (en) Binary zero determination signal generating circuit
EP0356940B1 (en) Finite state machine
JP3187402B2 (ja) 浮動小数点データ加減算回路
EP0780759A1 (en) Elimination of math overflow flag generation delay in an alu
CA2272194A1 (en) Method of determining a scaling factor
JPS5932038A (ja) 浮動小数点加算器
EP0508627A2 (en) Method and apparatus for generating carry out signals
JPH01232430A (ja) 演算回路