JPH0542701B2 - - Google Patents

Info

Publication number
JPH0542701B2
JPH0542701B2 JP9281385A JP9281385A JPH0542701B2 JP H0542701 B2 JPH0542701 B2 JP H0542701B2 JP 9281385 A JP9281385 A JP 9281385A JP 9281385 A JP9281385 A JP 9281385A JP H0542701 B2 JPH0542701 B2 JP H0542701B2
Authority
JP
Japan
Prior art keywords
data
address
cpu
control circuit
buffer memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP9281385A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61250760A (ja
Inventor
Kyoya Tsutsui
Yoshitaka Kurauchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP9281385A priority Critical patent/JPS61250760A/ja
Publication of JPS61250760A publication Critical patent/JPS61250760A/ja
Publication of JPH0542701B2 publication Critical patent/JPH0542701B2/ja
Granted legal-status Critical Current

Links

JP9281385A 1985-04-30 1985-04-30 デ−タ転送装置 Granted JPS61250760A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9281385A JPS61250760A (ja) 1985-04-30 1985-04-30 デ−タ転送装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9281385A JPS61250760A (ja) 1985-04-30 1985-04-30 デ−タ転送装置

Publications (2)

Publication Number Publication Date
JPS61250760A JPS61250760A (ja) 1986-11-07
JPH0542701B2 true JPH0542701B2 (cs) 1993-06-29

Family

ID=14064853

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9281385A Granted JPS61250760A (ja) 1985-04-30 1985-04-30 デ−タ転送装置

Country Status (1)

Country Link
JP (1) JPS61250760A (cs)

Also Published As

Publication number Publication date
JPS61250760A (ja) 1986-11-07

Similar Documents

Publication Publication Date Title
US4368514A (en) Multi-processor system
US4615017A (en) Memory controller with synchronous or asynchronous interface
CN100446116C (zh) 在高速dram中设置和补偿读取等待时间的方法和设备
US6032274A (en) Method and apparatus for compressed data testing of more than one memory array
US5452443A (en) Multi-processor system with fault detection
US5021950A (en) Multiprocessor system with standby function
JP2009104651A (ja) 実ライトレイテンシーを測定しデータキャプチャの開始をデータのメモリ装置への到着に正確にアライメントする方法および装置
KR20010013743A (ko) 다중 메모리 어드레스를 저장 및 처리하기 위한 시스템 및방법
JP4374503B2 (ja) メモリデバイスにおけるローカル制御信号発生のための方法および装置
AU707923B2 (en) Method and apparatus for adapting an asynchronous bus to a synchronous circuit
KR100288177B1 (ko) 메모리 액세스 제어 회로
US4855901A (en) Apparatus for transferring data between a microprocessor and a memory
JPH0792779B2 (ja) データ転送制御装置
JPH0232656B2 (cs)
JPH0542701B2 (cs)
JPH024021B2 (cs)
JPH03177953A (ja) データ転送方式
GB2234372A (en) Mass memory device
US5325515A (en) Single-component memory controller utilizing asynchronous state machines
US20010005870A1 (en) External bus control system
JPS6326753A (ja) メモリ−バス制御方法
SU1501156A1 (ru) Устройство дл управлени динамической пам тью
JPS63311553A (ja) 同期制御方式のマイクロプロセツサ周辺回路
JP3027447B2 (ja) オンライン情報制御方式
JP3078594B2 (ja) 画像記憶装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees