JPH054041Y2 - - Google Patents
Info
- Publication number
- JPH054041Y2 JPH054041Y2 JP10506286U JP10506286U JPH054041Y2 JP H054041 Y2 JPH054041 Y2 JP H054041Y2 JP 10506286 U JP10506286 U JP 10506286U JP 10506286 U JP10506286 U JP 10506286U JP H054041 Y2 JPH054041 Y2 JP H054041Y2
- Authority
- JP
- Japan
- Prior art keywords
- data
- output
- input
- controller
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000000872 buffer Substances 0.000 description 8
- 238000010586 diagram Methods 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10506286U JPH054041Y2 (enExample) | 1986-07-09 | 1986-07-09 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10506286U JPH054041Y2 (enExample) | 1986-07-09 | 1986-07-09 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6312239U JPS6312239U (enExample) | 1988-01-27 |
| JPH054041Y2 true JPH054041Y2 (enExample) | 1993-02-01 |
Family
ID=30979136
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10506286U Expired - Lifetime JPH054041Y2 (enExample) | 1986-07-09 | 1986-07-09 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH054041Y2 (enExample) |
-
1986
- 1986-07-09 JP JP10506286U patent/JPH054041Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6312239U (enExample) | 1988-01-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0254981B1 (en) | Diagnostic circuit | |
| US3932841A (en) | Bus controller for digital computer system | |
| US20090276557A1 (en) | Bus system for use with information processing apparatus | |
| US6357015B1 (en) | Data interface and high-speed communication system using the same | |
| US5442643A (en) | Integrated circuit chip with testing circuits and method of testing the same | |
| JPH054041Y2 (enExample) | ||
| US5175832A (en) | Modular memory employing varying number of imput shift register stages | |
| US5590371A (en) | Serial communication circuit on an LSI chip and communicating with another microcomputer on the chip | |
| JP3123844B2 (ja) | 二重化装置 | |
| JP3511804B2 (ja) | 通信端末装置 | |
| JPS6065372A (ja) | 分散処理形のマイクロコンピユ−タ装置 | |
| WO1982001607A1 (en) | Data communication bus structure | |
| JPS6041787B2 (ja) | 多重プロセツサによるデ−タ処理装置 | |
| JP2616125B2 (ja) | 半導体集積回路 | |
| JPH06180351A (ja) | 双方向境界走査回路 | |
| KR880002509Y1 (ko) | 퍼스널 컴퓨터의 네트워크 인터페이스 회로 | |
| JPH0325229Y2 (enExample) | ||
| JPS6336355A (ja) | シリアル・バス・インタ−フエイス回路 | |
| KR20000069732A (ko) | 데이터인터페이스 및 이를 사용한 고속통신시스템 | |
| JPS5953585B2 (ja) | スキヤンインアウト制御装置 | |
| JPS62282351A (ja) | マスタ/スレ−ブ兼用バスアクセス制御装置 | |
| JP2002005997A (ja) | テスト回路を有する自己同期型論理回路 | |
| JPS60163553A (ja) | 並列形伝送方式 | |
| JPS6044713B2 (ja) | デ−タ転送制御方式 | |
| JPS6261976B2 (enExample) |