JPH0535617B2 - - Google Patents

Info

Publication number
JPH0535617B2
JPH0535617B2 JP59105749A JP10574984A JPH0535617B2 JP H0535617 B2 JPH0535617 B2 JP H0535617B2 JP 59105749 A JP59105749 A JP 59105749A JP 10574984 A JP10574984 A JP 10574984A JP H0535617 B2 JPH0535617 B2 JP H0535617B2
Authority
JP
Japan
Prior art keywords
signal
clock
value
output
sampler
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59105749A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60249451A (ja
Inventor
Junji Namiki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP59105749A priority Critical patent/JPS60249451A/ja
Publication of JPS60249451A publication Critical patent/JPS60249451A/ja
Publication of JPH0535617B2 publication Critical patent/JPH0535617B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0334Processing of samples having at least three levels, e.g. soft decisions

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59105749A 1984-05-25 1984-05-25 クロツク位相誤差検出器 Granted JPS60249451A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59105749A JPS60249451A (ja) 1984-05-25 1984-05-25 クロツク位相誤差検出器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59105749A JPS60249451A (ja) 1984-05-25 1984-05-25 クロツク位相誤差検出器

Publications (2)

Publication Number Publication Date
JPS60249451A JPS60249451A (ja) 1985-12-10
JPH0535617B2 true JPH0535617B2 (enrdf_load_html_response) 1993-05-27

Family

ID=14415894

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59105749A Granted JPS60249451A (ja) 1984-05-25 1984-05-25 クロツク位相誤差検出器

Country Status (1)

Country Link
JP (1) JPS60249451A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPS60249451A (ja) 1985-12-10

Similar Documents

Publication Publication Date Title
JP2526931B2 (ja) Psk信号復調装置
US4344178A (en) Costas loop QPSK demodulator
JP3728573B2 (ja) 復調装置
JPH0244947A (ja) 信号検出器
JPS5932015B2 (ja) インパルス性雑音の除去方式
US6377634B1 (en) Circuit for reproducing bit timing and method of reproducing bit timing
EP0484914B1 (en) Demodulator and method for demodulating digital signals modulated by a minimum shift keying
JPH0535617B2 (enrdf_load_html_response)
JPH11298541A (ja) 中心レベル誤差検出補正回路
JPH0657019B2 (ja) タイミング引込み方法
JPH0535616B2 (enrdf_load_html_response)
JPH06152667A (ja) クロック再生回路
JP2523750B2 (ja) キャリア再生回路
JPH0870332A (ja) クロック再生装置
JP2001177587A (ja) ディジタル変復調の同期方式
SU1381684A1 (ru) Синхронный демодул тор
JPS591025B2 (ja) コ−ド語検出方法
JP2721455B2 (ja) データ伝送装置のタイミング生成方法
KR20000039725A (ko) 디지탈 심볼 타이밍 복원 장치
GB2213663A (en) Data demodulator carrier phase locking
JPH07115446A (ja) デジタル位相変調のクロック再生器
JPH0131819B2 (enrdf_load_html_response)
JP2000252950A (ja) マルチキャリア受信装置用同期回路及びマルチキャリア受信装置
JPH0151218B2 (enrdf_load_html_response)
JPH0817408B2 (ja) 信号系列検出装置