JPH0151218B2 - - Google Patents

Info

Publication number
JPH0151218B2
JPH0151218B2 JP58016406A JP1640683A JPH0151218B2 JP H0151218 B2 JPH0151218 B2 JP H0151218B2 JP 58016406 A JP58016406 A JP 58016406A JP 1640683 A JP1640683 A JP 1640683A JP H0151218 B2 JPH0151218 B2 JP H0151218B2
Authority
JP
Japan
Prior art keywords
output
sampler
timing
phase
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58016406A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59141847A (ja
Inventor
Junji Namiki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP58016406A priority Critical patent/JPS59141847A/ja
Publication of JPS59141847A publication Critical patent/JPS59141847A/ja
Publication of JPH0151218B2 publication Critical patent/JPH0151218B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
    • H04L7/0272—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit with squaring loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP58016406A 1983-02-03 1983-02-03 クロツク位相制御回路 Granted JPS59141847A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58016406A JPS59141847A (ja) 1983-02-03 1983-02-03 クロツク位相制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58016406A JPS59141847A (ja) 1983-02-03 1983-02-03 クロツク位相制御回路

Publications (2)

Publication Number Publication Date
JPS59141847A JPS59141847A (ja) 1984-08-14
JPH0151218B2 true JPH0151218B2 (enrdf_load_html_response) 1989-11-02

Family

ID=11915356

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58016406A Granted JPS59141847A (ja) 1983-02-03 1983-02-03 クロツク位相制御回路

Country Status (1)

Country Link
JP (1) JPS59141847A (enrdf_load_html_response)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011217208A (ja) * 2010-03-31 2011-10-27 Nec Network & Sensor Systems Ltd Ｐｃｍ信号復調回路、該復調回路に用いられるｐｃｍ信号復調方法及びｐｃｍ信号復調プログラム

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4944219B1 (enrdf_load_html_response) * 1968-08-09 1974-11-27
JPS567531A (en) * 1979-06-30 1981-01-26 Toshio Sakurai Code transmission unit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
IEEE TRANSACTIONS ON COMMUNICATIONS=1978 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011217208A (ja) * 2010-03-31 2011-10-27 Nec Network & Sensor Systems Ltd Ｐｃｍ信号復調回路、該復調回路に用いられるｐｃｍ信号復調方法及びｐｃｍ信号復調プログラム

Also Published As

Publication number Publication date
JPS59141847A (ja) 1984-08-14

Similar Documents

Publication Publication Date Title
US4262360A (en) Method and device for detecting a pseudo-random sequence of carrier phase changes of 0° and 180° in a data receiver
US4918709A (en) Data demodulator baud clock phase locking
US6072370A (en) Clock extraction circuit
JPS6364103B2 (enrdf_load_html_response)
US5590157A (en) Data terminal comprising a demodulator for a FSK phase-coherent modulated signal
EP0484914A2 (en) Demodulator and method for demodulating digital signals modulated by a minimum shift keying
JPH0151218B2 (enrdf_load_html_response)
EP0257301B1 (en) PSK system and modem
US4859959A (en) Data demodulator carrier phase error detector
JP2580211B2 (ja) 通信装置
CA1167118A (en) Means for subdividing a baud period into multiple integration intervals to enhance digital message detection
JPH03174826A (ja) ユニーク・ワード検出方式
JPH0131819B2 (enrdf_load_html_response)
KR100289404B1 (ko) 국소대칭강제파형부를 이용한 패턴지터를 줄이는 장치 및 방법
JP2827052B2 (ja) スペクトラム拡散信号復調装置
JP3353331B2 (ja) クロック抽出方法及びクロック抽出回路
JPH0535616B2 (enrdf_load_html_response)
JPH0787473B2 (ja) 差動位相変調通信方式用復調器
EP0627829B1 (en) Bit clock recovery for CPFSK signals
JPH07118703B2 (ja) クロツク制御回路
JPH0535617B2 (enrdf_load_html_response)
JP3183456B2 (ja) クロック再生回路及びこれを用いた受信装置
JPH02132938A (ja) 弾性表面波マッチドフィルタを用いた受信復調回路
KR100191307B1 (ko) 디지털심볼타이밍복구장치
JPS58701B2 (ja) サドウイソウフクチヨウソウチ