JPH0535599B2 - - Google Patents
Info
- Publication number
- JPH0535599B2 JPH0535599B2 JP61093993A JP9399386A JPH0535599B2 JP H0535599 B2 JPH0535599 B2 JP H0535599B2 JP 61093993 A JP61093993 A JP 61093993A JP 9399386 A JP9399386 A JP 9399386A JP H0535599 B2 JPH0535599 B2 JP H0535599B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- lsi
- wiring pattern
- scan
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
- Mounting Of Printed Circuit Boards And The Like (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61093993A JPS62252997A (ja) | 1986-04-23 | 1986-04-23 | 半導体装置番号読み出し回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61093993A JPS62252997A (ja) | 1986-04-23 | 1986-04-23 | 半導体装置番号読み出し回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62252997A JPS62252997A (ja) | 1987-11-04 |
| JPH0535599B2 true JPH0535599B2 (enExample) | 1993-05-26 |
Family
ID=14097927
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61093993A Granted JPS62252997A (ja) | 1986-04-23 | 1986-04-23 | 半導体装置番号読み出し回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62252997A (enExample) |
-
1986
- 1986-04-23 JP JP61093993A patent/JPS62252997A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62252997A (ja) | 1987-11-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5012185A (en) | Semiconductor integrated circuit having I/O terminals allowing independent connection test | |
| JP2940629B2 (ja) | バス実行境界スキャニング方法及び装置 | |
| JP2991440B2 (ja) | 集積回路の電源線試験方法 | |
| CA2038162A1 (en) | Programmable connector | |
| US20040124903A1 (en) | On chip logic analyzer debug bus | |
| US5134638A (en) | Shift register connection between electrical circuits | |
| JPH0535599B2 (enExample) | ||
| JP2621766B2 (ja) | 半導体装置試験用ユニバーサルバーンインボード | |
| JPS6344242A (ja) | マイクロプロセツサ | |
| JPS60749A (ja) | 回路素子の品種名識別方法 | |
| Bruce et al. | 4612805 Adhesion characterization test site | |
| Masuda et al. | 4613970 Integrated circuit device and method of diagnosing the same | |
| Jiang | 4613959 Zero power CMOS redundancy circuit | |
| Thornton et al. | 4616178 Pulsed linear integrated circuit tester | |
| JPH0410040A (ja) | メモリモジュール | |
| JPS5839050A (ja) | 集積回路 | |
| KR19980047282A (ko) | 바운더리 스캔 입출력 신호 연결 제어장치 | |
| JPS6126940Y2 (enExample) | ||
| JPH0677050B2 (ja) | 電子回路 | |
| JPH0567683A (ja) | 識別回路 | |
| JP2000284024A (ja) | 半導体装置及び集積回路 | |
| JPH0436464B2 (enExample) | ||
| JPS61198752A (ja) | 半導体集積回路 | |
| JPS58184627A (ja) | 信号バス回路の破壊防止方式 | |
| JPS59160778A (ja) | 試験回路 |