JPH0531827B2 - - Google Patents
Info
- Publication number
- JPH0531827B2 JPH0531827B2 JP24582486A JP24582486A JPH0531827B2 JP H0531827 B2 JPH0531827 B2 JP H0531827B2 JP 24582486 A JP24582486 A JP 24582486A JP 24582486 A JP24582486 A JP 24582486A JP H0531827 B2 JPH0531827 B2 JP H0531827B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring board
- wiring
- board
- semiconductor chip
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H10W72/20—
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/144—Stacked arrangements of planar printed circuit boards
-
- H10W72/07251—
-
- H10W90/724—
-
- H10W90/754—
Landscapes
- Combinations Of Printed Boards (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61245824A JPS6399560A (ja) | 1986-10-15 | 1986-10-15 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61245824A JPS6399560A (ja) | 1986-10-15 | 1986-10-15 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6399560A JPS6399560A (ja) | 1988-04-30 |
| JPH0531827B2 true JPH0531827B2 (enExample) | 1993-05-13 |
Family
ID=17139400
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61245824A Granted JPS6399560A (ja) | 1986-10-15 | 1986-10-15 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6399560A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6147411A (en) * | 1998-03-31 | 2000-11-14 | Micron Technology, Inc. | Vertical surface mount package utilizing a back-to-back semiconductor device module |
-
1986
- 1986-10-15 JP JP61245824A patent/JPS6399560A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6399560A (ja) | 1988-04-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6693347B2 (en) | Semiconductor device | |
| US6476500B2 (en) | Semiconductor device | |
| JP2537014B2 (ja) | 電子素子用リ―ドフレ―ム・パッケ―ジ | |
| US5227995A (en) | High density semiconductor memory module using split finger lead frame | |
| JP2002280516A (ja) | 半導体モジュール | |
| KR20080038210A (ko) | 삽입 기판에 접속하기 위한 중간 접촉자를 갖는마이크로일렉트로닉 장치, 및 중간 접촉자를 갖는마이크로일렉트로닉 장치를 패키징하는 방법 | |
| US5432681A (en) | Density improvement for planar hybrid wafer scale integration | |
| US20020003297A1 (en) | Vertically integrated semiconductor configuration | |
| EP0560487B1 (en) | Semiconductor device having a lead frame | |
| KR101409946B1 (ko) | 적층형 마이크로전자 패키지 | |
| US9219050B2 (en) | Microelectronic unit and package with positional reversal | |
| US6021670A (en) | Semiconductor acceleration detecting device with shock absorbing structure | |
| JPS61287254A (ja) | 半導体装置 | |
| US20080272488A1 (en) | Semiconductor Device | |
| JPH0531827B2 (enExample) | ||
| JPH0567070B2 (enExample) | ||
| US20040238924A1 (en) | Semiconductor package | |
| JPH0531826B2 (enExample) | ||
| JPH09107067A (ja) | 半導体装置 | |
| JPH0533829B2 (enExample) | ||
| KR20010068513A (ko) | 윈도우가 구비된 회로기판을 포함하는 적층 칩 패키지 | |
| CN223522297U (zh) | Mems传感器封装结构 | |
| JPH1154565A (ja) | 半導体装置 | |
| JPH01100959A (ja) | 混成半導体集積回路 | |
| JPS63126259A (ja) | 半導体装置の製造方法 |