JPH0530296B2 - - Google Patents
Info
- Publication number
- JPH0530296B2 JPH0530296B2 JP61148283A JP14828386A JPH0530296B2 JP H0530296 B2 JPH0530296 B2 JP H0530296B2 JP 61148283 A JP61148283 A JP 61148283A JP 14828386 A JP14828386 A JP 14828386A JP H0530296 B2 JPH0530296 B2 JP H0530296B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- single crystal
- region
- substrate
- polycrystalline
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61148283A JPS636834A (ja) | 1986-06-26 | 1986-06-26 | 選択エピタキシヤル成長方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61148283A JPS636834A (ja) | 1986-06-26 | 1986-06-26 | 選択エピタキシヤル成長方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS636834A JPS636834A (ja) | 1988-01-12 |
| JPH0530296B2 true JPH0530296B2 (enExample) | 1993-05-07 |
Family
ID=15449300
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61148283A Granted JPS636834A (ja) | 1986-06-26 | 1986-06-26 | 選択エピタキシヤル成長方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS636834A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2228617A (en) * | 1989-02-27 | 1990-08-29 | Philips Electronic Associated | A method of manufacturing a semiconductor device having a mesa structure |
| JP2011171639A (ja) * | 2010-02-22 | 2011-09-01 | Sanken Electric Co Ltd | 半導体装置、半導体ウェハ、半導体装置の製造方法及び半導体ウェハの製造方法 |
-
1986
- 1986-06-26 JP JP61148283A patent/JPS636834A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS636834A (ja) | 1988-01-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2889589B2 (ja) | 単結晶半導体材料層及び絶縁材料層の交互層製造方法 | |
| US5144379A (en) | Semiconductor device having a group iii-v epitaxial semiconductor layer on a substrate | |
| JP2889588B2 (ja) | 単結晶半導体材料層及び絶縁材料層の交番の形成方法 | |
| US4614564A (en) | Process for selectively patterning epitaxial film growth on a semiconductor substrate | |
| JPH0766922B2 (ja) | 半導体装置の製造方法 | |
| EP1007771A1 (en) | Thermal mismatch compensation to produce free standing substrates by epitaxial deposition | |
| JPH03236218A (ja) | 化合物半導体装置およびその製造方法 | |
| JPH11162850A (ja) | 炭化珪素基板およびその製造方法、並びに炭化珪素基板を用いた半導体素子 | |
| JPH04303920A (ja) | Iv族基板上の絶縁膜/iii −v族化合物半導体積層構造 | |
| JPH04315419A (ja) | 元素半導体基板上の絶縁膜/化合物半導体積層構造 | |
| US5057880A (en) | Semiconductor device having a heteroepitaxial substrate | |
| KR950020969A (ko) | V-홈을 이용한 이종접합 구조의 박막 제조방법 | |
| JPS636834A (ja) | 選択エピタキシヤル成長方法 | |
| JPS63182811A (ja) | 化合物半導体のエピタキシヤル成長方法 | |
| JP2687445B2 (ja) | ヘテロエピタキシャル成長方法 | |
| JP3060486B2 (ja) | Soi基板の形成方法 | |
| JP4747319B2 (ja) | ヘテロエピタキシャル成長方法 | |
| JP2508456B2 (ja) | 半導体単結晶薄膜の形成方法 | |
| US11735418B2 (en) | Method for forming semiconductor layers | |
| JP2527016B2 (ja) | 半導体膜の製造方法 | |
| JPH0263115A (ja) | 薄膜の選択成長方法 | |
| JP2964547B2 (ja) | Soi基板の形成方法 | |
| JPH0654763B2 (ja) | 半導体薄膜の成長方法 | |
| JP3167350B2 (ja) | 素子の製造法 | |
| JP2737925B2 (ja) | 選択ヘテロエピタキシャル成長方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |