JPH053026B2 - - Google Patents
Info
- Publication number
- JPH053026B2 JPH053026B2 JP62300934A JP30093487A JPH053026B2 JP H053026 B2 JPH053026 B2 JP H053026B2 JP 62300934 A JP62300934 A JP 62300934A JP 30093487 A JP30093487 A JP 30093487A JP H053026 B2 JPH053026 B2 JP H053026B2
- Authority
- JP
- Japan
- Prior art keywords
- communication
- processor
- memory
- area
- lock area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000004891 communication Methods 0.000 claims description 60
- 230000006870 function Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62300934A JPH01140367A (ja) | 1987-11-27 | 1987-11-27 | メモリ結合型マルチプロセッサシステム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62300934A JPH01140367A (ja) | 1987-11-27 | 1987-11-27 | メモリ結合型マルチプロセッサシステム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH01140367A JPH01140367A (ja) | 1989-06-01 |
| JPH053026B2 true JPH053026B2 (enrdf_load_stackoverflow) | 1993-01-13 |
Family
ID=17890868
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62300934A Granted JPH01140367A (ja) | 1987-11-27 | 1987-11-27 | メモリ結合型マルチプロセッサシステム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01140367A (enrdf_load_stackoverflow) |
-
1987
- 1987-11-27 JP JP62300934A patent/JPH01140367A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH01140367A (ja) | 1989-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4038644A (en) | Destination selection apparatus for a bus oriented computer system | |
| US3629854A (en) | Modular multiprocessor system with recirculating priority | |
| US6502209B1 (en) | Chip with debug capability | |
| EP0431326A2 (en) | Inter-processor interrupts in an n-element multi-processor | |
| JPS6389961A (ja) | セマフォ回路 | |
| US5036456A (en) | Apparatus for controlling concurrent operations of a system control unit including activity register circuitry | |
| US4308580A (en) | Data multiprocessing system having protection against lockout of shared data | |
| JPH0227443A (ja) | 診断制御装置 | |
| US5872961A (en) | Microcomputer allowing external monitoring of internal resources | |
| JPS5868165A (ja) | マイクロプロセツサ内の追加的機能単位およびその作動方法 | |
| JPH053026B2 (enrdf_load_stackoverflow) | ||
| US5056007A (en) | Cross-coupling of service processor driven system control facilities in a multiple service processor data processing system | |
| US3544965A (en) | Data processing system | |
| MacKinnon | Advanced function extended with tightly-coupled multiprocessing | |
| KR0177197B1 (ko) | 시스템 상호접속을 위한 주사 프로그램가능한 검사 행렬 | |
| JPS58107977A (ja) | 記憶装置へのアクセス方式 | |
| JPS6025624Y2 (ja) | 情報処理装置開発用装置 | |
| JPH01125633A (ja) | マルチプロセッサシステムのデバッグ法 | |
| US3356991A (en) | Plural registers having common gating for data transfer | |
| JPH0258155A (ja) | 構成制御方式 | |
| JPS6041787B2 (ja) | 多重プロセツサによるデ−タ処理装置 | |
| JPS5847B2 (ja) | ワン チツプニユウシユツリヨクセイギヨカイロオモツ ジヨウホウシヨリシステム | |
| JPH07120343B2 (ja) | マルチプロセッサシステム | |
| JPH11272499A (ja) | 性能測定回路を備えた並列プロセッサシステムと、プログラムの性能測定方法 | |
| JP2883091B2 (ja) | マルチプロセッサーシステム |