JPH01140367A - メモリ結合型マルチプロセッサシステム - Google Patents

メモリ結合型マルチプロセッサシステム

Info

Publication number
JPH01140367A
JPH01140367A JP62300934A JP30093487A JPH01140367A JP H01140367 A JPH01140367 A JP H01140367A JP 62300934 A JP62300934 A JP 62300934A JP 30093487 A JP30093487 A JP 30093487A JP H01140367 A JPH01140367 A JP H01140367A
Authority
JP
Japan
Prior art keywords
communication
processor
lock
memory
area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62300934A
Other languages
English (en)
Japanese (ja)
Other versions
JPH053026B2 (enrdf_load_stackoverflow
Inventor
Sadaji Asano
淺野　貞二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62300934A priority Critical patent/JPH01140367A/ja
Publication of JPH01140367A publication Critical patent/JPH01140367A/ja
Publication of JPH053026B2 publication Critical patent/JPH053026B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
JP62300934A 1987-11-27 1987-11-27 メモリ結合型マルチプロセッサシステム Granted JPH01140367A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62300934A JPH01140367A (ja) 1987-11-27 1987-11-27 メモリ結合型マルチプロセッサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62300934A JPH01140367A (ja) 1987-11-27 1987-11-27 メモリ結合型マルチプロセッサシステム

Publications (2)

Publication Number Publication Date
JPH01140367A true JPH01140367A (ja) 1989-06-01
JPH053026B2 JPH053026B2 (enrdf_load_stackoverflow) 1993-01-13

Family

ID=17890868

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62300934A Granted JPH01140367A (ja) 1987-11-27 1987-11-27 メモリ結合型マルチプロセッサシステム

Country Status (1)

Country Link
JP (1) JPH01140367A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH053026B2 (enrdf_load_stackoverflow) 1993-01-13

Similar Documents

Publication Publication Date Title
CA1148264A (en) Diagnostic-debug machine architecture
KR101642646B1 (ko) 인터럽트가능 저장 익스클루시브
US3806878A (en) Concurrent subsystem diagnostics and i/o controller
JPS584372B2 (ja) オブジェクト・アクセス制御装置
JPH07101410B2 (ja) データ処理ネットワークにおいて逐次化手段の試験のため命令流の実行を同期させる方法
US8380963B2 (en) Apparatus and method for enabling inter-sequencer communication following lock competition and accelerator registration
JPH01140367A (ja) メモリ結合型マルチプロセッサシステム
Alur et al. Contention—free complexity of shared memory algorithms
CN118672203B (zh) 一种基于共享内存的PLCopen运动控制功能块交互方法及系统
JPH01300366A (ja) 共有データ競合制御方式
JPH11272499A (ja) 性能測定回路を備えた並列プロセッサシステムと、プログラムの性能測定方法
JPH01125633A (ja) マルチプロセッサシステムのデバッグ法
JP3085400B2 (ja) 計算機システム
JPS58101357A (ja) 共有メモリの制御回路
KR940002270B1 (ko) 다중처리기 시스템에서의 공유메모리 잠금기능 장애진단 및 복구자료 산출방법
JPH0258155A (ja) 構成制御方式
JPS62156756A (ja) 浮動割込処理方法
JPS60539A (ja) 処理進行モニタ方式
JPH01310466A (ja) マルチプロセッサシステム
CN115048220A (zh) 动态数据竞争检测方法、装置、终端及存储介质
JPH0528118A (ja) 排他制御用レジスタ装置
JPH01187665A (ja) プロセッサ間の割込み方式
JPS62166463A (ja) デ−タ転送方式
JPH0542027B2 (enrdf_load_stackoverflow)
JPS6131493B2 (enrdf_load_stackoverflow)