JPH0526334B2 - - Google Patents
Info
- Publication number
- JPH0526334B2 JPH0526334B2 JP58066144A JP6614483A JPH0526334B2 JP H0526334 B2 JPH0526334 B2 JP H0526334B2 JP 58066144 A JP58066144 A JP 58066144A JP 6614483 A JP6614483 A JP 6614483A JP H0526334 B2 JPH0526334 B2 JP H0526334B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- insulating film
- film
- electrode
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Junction Field-Effect Transistors (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6614483A JPS59189678A (ja) | 1983-04-13 | 1983-04-13 | 半導体装置とその製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6614483A JPS59189678A (ja) | 1983-04-13 | 1983-04-13 | 半導体装置とその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59189678A JPS59189678A (ja) | 1984-10-27 |
| JPH0526334B2 true JPH0526334B2 (cs) | 1993-04-15 |
Family
ID=13307368
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6614483A Granted JPS59189678A (ja) | 1983-04-13 | 1983-04-13 | 半導体装置とその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59189678A (cs) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2770341B2 (ja) * | 1988-09-19 | 1998-07-02 | ソニー株式会社 | 半導体装置 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57102014A (en) * | 1980-12-17 | 1982-06-24 | Toshiba Corp | Manufacture of semiconductor device |
-
1983
- 1983-04-13 JP JP6614483A patent/JPS59189678A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59189678A (ja) | 1984-10-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4392150A (en) | MOS Integrated circuit having refractory metal or metal silicide interconnect layer | |
| US5753546A (en) | Method for fabricating metal oxide field effect transistors | |
| KR960001602B1 (ko) | 집적회로 제조방법 | |
| US5466638A (en) | Method of manufacturing a metal interconnect with high resistance to electromigration | |
| EP0380327B1 (en) | Structure of semiconductor device with funnel-shaped inter-level connection and method of manufacturing it | |
| EP0119400B1 (en) | A vertical-type mosfet and method of fabricating the same | |
| JPH0354464B2 (cs) | ||
| EP0236676B1 (en) | Erasable programmable read only memory using floating gate field effect transistors | |
| US6333527B2 (en) | Semiconductor device and method for fabricating the same | |
| JPH063812B2 (ja) | 半導体装置の製造方法 | |
| JPS6010673A (ja) | 半導体装置 | |
| JPH0526334B2 (cs) | ||
| JPH0156534B2 (cs) | ||
| JPH0536624A (ja) | 半導体装置の製造方法及び半導体装置 | |
| JPS6381948A (ja) | 多層配線半導体装置 | |
| JPS62154784A (ja) | 半導体装置 | |
| JP2723313B2 (ja) | 半導体装置の製造方法 | |
| JPH03102819A (ja) | 半導体装置の製造方法 | |
| JP2695812B2 (ja) | 半導体装置 | |
| JPS60140870A (ja) | 半導体装置の製造方法 | |
| JPS6053077A (ja) | ケイ化物バイポ−ラトランジスタ及び同トランジスタの製造方法 | |
| JPH0117252B2 (cs) | ||
| JPH03157966A (ja) | 半導体装置の製法 | |
| JPH02201932A (ja) | 高耐圧mos電界効果トランジスタ | |
| JP2945069B2 (ja) | 異極性導電層の接続構造 |