JPH0525392B2 - - Google Patents

Info

Publication number
JPH0525392B2
JPH0525392B2 JP23974286A JP23974286A JPH0525392B2 JP H0525392 B2 JPH0525392 B2 JP H0525392B2 JP 23974286 A JP23974286 A JP 23974286A JP 23974286 A JP23974286 A JP 23974286A JP H0525392 B2 JPH0525392 B2 JP H0525392B2
Authority
JP
Japan
Prior art keywords
terminal
semiconductor
pieces
transistor
plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP23974286A
Other languages
English (en)
Other versions
JPS6393126A (ja
Inventor
Shoichi Furuhata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP61239742A priority Critical patent/JPS6393126A/ja
Priority to US07/104,083 priority patent/US4825279A/en
Priority to DE19873734067 priority patent/DE3734067A1/de
Publication of JPS6393126A publication Critical patent/JPS6393126A/ja
Publication of JPH0525392B2 publication Critical patent/JPH0525392B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49575Assemblies of semiconductor devices on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48092Helix
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1301Thyristor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Bipolar Transistors (AREA)
  • Wire Bonding (AREA)
  • Power Conversion In General (AREA)

Description

【発明の詳細な説明】 【発明の属する技術分野】
本発明は、複数の電極を有する半導体片を複数
個内蔵し、半導体片の各電極に共通外部端子が直
接あるいは間接に接続される半導体装置に関す
る。
【従来技術とその問題点】
上述のような半導体装置の一例としてのトラン
ジスタモジユールを第2図a,bに示す。2個の
トランジスタ片1がコレクタ端子板2を介して絶
縁板31の上に固着され、トランジスタ片1上の
エミツタ電極およびベース電極はそれぞれ導線6
のボンデイングにより絶縁板31上に固着された
エミツタ端子板4、ベース端子板5と接続されて
いる。コレクタ端子板2、エミツタ端子板4、ベ
ース端子板5の端部は垂直に立ち上がつて、それ
ぞれ外部引出し端子21,41、接続用端子51
が形成されている。別にベース駆動用の補助エミ
ツタ端子42、補助ベース端子52が接続板32
の上に固定され、それぞれエミツタ端子板4、ベ
ース接続用端子51に接続されている。絶縁板3
1,32は共通の金属基板7の上に固着されてお
り、この基板に鎖線8で示す外囲器を接着し、そ
の中に樹脂を充填することによりトランジスタ片
1が外部雰囲気から遮蔽されている。ところが、
このような半導体装置は、トランジスタ片1から
各端子の接続孔9までにインダクタンスLsを有し
ているため、高周波動作をさせた場合、次の二つ
の問題点があつた。 一つは、前記インダクタンスLsとトランジスタ
片1のスイツチング時間tfで決定されるサージ電
圧Vs=Ls×Ic/tfによりトランジスタに過大電圧
が加わる。ここで、Icはトランジスタ片1に流れ
る電流値である。他の一つは、複数のトランジス
タ片を並列にて用いた場合、各々のトランジスタ
片1から接続孔9までのインダクタンスが異な
り、トランジスタ片1がターンオンする際に流れ
るターンオン電流の間にずれを生じ、高周波動作
では大きなターンオン損失のずれとなつて現れ
る。
【発明の目的】
本発明は、上述の問題点に鑑み、各半導体片の
電極と端子導体の外部端部との間のインダクタン
スを小さく、かつその値の差も小さくして高速動
作の際に過大なサージ電圧が加わることなく、ま
た各半導体片過渡電流のバランスがとれる半導体
装置を提供することを目的とする。
【発明の要点】
本発明は、一列に配列された複数の半導体片と
面を半導体片の面に平行にして絶縁板を介して互
いにずらして重ねられた複数の端子板とを共通基
板上に固定し、半導体片の電極と端子板の露出面
とを接続する導線を半導体片の配列方向に垂直に
し、各端子板にそれぞれ一つの端子導体を互いに
間隔を介して重なる位置に連結するもので、この
結果、各電極から端子へ流れる電流によつて生ず
る磁界が打消されてインダクタンスが小さくな
り、またその値もほぼ等しくなつて上記の目的が
達成される。さらに二つの補助端子を設ける場合
には、導線によりそれぞれ端子導体と端子板との
連結部近くに接続し、各導線をより合わせること
により上記と同様の効果が生ずる。
【発明の実施例】
第1図a,bは本発明の一実施例を示し、第2
図と共通の点には同一の符号が付されている。2
個のトランジスタ片1は、第2図の場合と同様絶
縁板31を介して金属基板7の上に固着されたコ
レクタ端子板2の上に固着されている。しかし、
第2図の場合と異なりコレクタ端子板2はトラン
ジスタ片1の配列方向に垂直に広がつており、端
部の中央から外部引出し端子21が立上がつてい
る。コレクタ端子板2の露出面には絶縁板33が
固着され、さらにその上にエミツタ端子板4が固
着されている。エミツタ端子板4の端部中央から
はコレクタ端子21と間隔を置いて平行にエミツ
タ端子41が立てられている。エミツタ端子板4
の上には絶縁板34を介してベース端子板5が固
着され、ベース端子板5の端部中央からはエミツ
タ端子4と間隔を置いて平行にベース接続用端子
51が立てられている。トランジスタ片1の上の
エミツタ電極およびベース電極は、トランジスタ
片1の配列方向に垂直な平行導線6によつてそれ
ぞれエミツタ端子板4、ベース端子板5と接続さ
れており、基板上に絶縁体35を介して固定され
た補助エミツタ端子42はエミツタ端子41と、
また補助ベース端子52はベース接続用端子51
と導線61,62で接続されるが、導線61,6
2は密により合わされている。この結果、コレク
タ端子21よりエミツタ端子41に流れる電流あ
るいは補助ベース端子52から補助エミツタ端子
42に流れる電流は、トランジスタ片から平行な
経路を通つて逆行することになり、トランジスタ
片1から各端子の接続孔9までのインダクタンス
が小さくなる。また、トランジスタ片1からコレ
クタ端子21、エミツタ端子41の接続孔9まで
の経路は平行でほぼ等しくなるため、インダクタ
ンスもほぼ等しくなる。図の実施例ではコレクタ
端子21、エミツタ端子41をそれぞれコレクタ
端子板2、エミツタ端子板4の端部の中央から立
ち上げているが、端部の端から立ち上げてもイン
ダクタンスに対する効果は大きく変わらない。
【発明の効果】
本発明によれば、複数の半導体片に対して共通
な端子板を絶縁板を介して重ね合わせ、また端子
板と半導体片の電極を接続する導線を平行にし、
各端子板に接続される端子導体も重なる位置で平
行にすることによつて、各電極から端子に流れる
電流が平行に逆行することによりインダクタンス
が小さくなり、スイツチング時に大きな過電圧が
加わることなく、またインダクタンスの差が少な
くなつてターンオン電流のずれがなくなり、大き
なターンオン損失のずれが生じることがない。本
発明は実施例で述べたバイポーラトランジスタモ
ジユールに限らず、電界効果トランジスタあるい
はサイリスタからなるモジユールにも有効に適用
できることはいうまでもない。
【図面の簡単な説明】
第1図は本発明の一実施例を示し、aが平面
図、bが正面図、第2図は従来のトランジスタモ
ジユールを示し、aが平面図、bが正面図であ
る。 1……トランジスタ片、2……コレクタ端子
板、21……コレクタ端子、31,33,34…
…絶縁板、4……エミツタ端子板、41……エミ
ツタ端子、42……補助エミツタ端子、5……ベ
ース端子板、51……ベース接続用端子、52…
…補助ベース端子、6……導線、7……基板、8
……外囲器。

Claims (1)

  1. 【特許請求の範囲】 1 複数の電極を有する半導体片を複数個内蔵
    し、該半導体片の各電極に共通外部端子が直接あ
    るいは間接に接続されるものにおいて、一列に配
    列された複数の半導体片と面を半導体片の面に平
    行にして絶縁板を介して互いにずらして重ねられ
    た複数の端子板とが共通基板上に固定され、半導
    体片の電極と端子板の露出面とを接続する導線が
    半導体片の配列方向に垂直にされ、各端子板には
    それぞれ一つの端子導体が間隔を介して重なる位
    置に連結されたことを特徴とする半導体装置。 2 特許請求の範囲第1項記載の装置において、
    二つの補助端子が互いにより合わされる導線によ
    りそれぞれ端子板と端子導体の連結部近傍に接続
    されたことを特徴とする半導体装置。
JP61239742A 1986-10-08 1986-10-08 半導体装置 Granted JPS6393126A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP61239742A JPS6393126A (ja) 1986-10-08 1986-10-08 半導体装置
US07/104,083 US4825279A (en) 1986-10-08 1987-10-05 Semiconductor device
DE19873734067 DE3734067A1 (de) 1986-10-08 1987-10-08 Halbleitervorrichtung

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61239742A JPS6393126A (ja) 1986-10-08 1986-10-08 半導体装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP6080028A Division JPH0783087B2 (ja) 1994-04-19 1994-04-19 半導体装置

Publications (2)

Publication Number Publication Date
JPS6393126A JPS6393126A (ja) 1988-04-23
JPH0525392B2 true JPH0525392B2 (ja) 1993-04-12

Family

ID=17049256

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61239742A Granted JPS6393126A (ja) 1986-10-08 1986-10-08 半導体装置

Country Status (3)

Country Link
US (1) US4825279A (ja)
JP (1) JPS6393126A (ja)
DE (1) DE3734067A1 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2016092283A (ja) * 2014-11-07 2016-05-23 三菱電機株式会社 回路基板

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4907068A (en) * 1987-01-21 1990-03-06 Siemens Aktiengesellschaft Semiconductor arrangement having at least one semiconductor body
JPH0617316Y2 (ja) * 1988-08-09 1994-05-02 富士電機株式会社 半導体装置
DE4000618A1 (de) * 1989-01-27 1990-08-02 Felten & Guilleaume Energie Abgrenzeinheit mit verringertem wellenwiderstand fuer kks-(kathodischer korrosionsschutz-)anlagen
DE3937045A1 (de) * 1989-11-07 1991-05-08 Abb Ixys Semiconductor Gmbh Leistungshalbleitermodul
US4965710A (en) * 1989-11-16 1990-10-23 International Rectifier Corporation Insulated gate bipolar transistor power module
JPH03263363A (ja) * 1990-02-23 1991-11-22 Fuji Electric Co Ltd 半導体装置
JP2744675B2 (ja) * 1990-05-16 1998-04-28 オ−クマ株式会社 トランジスタモジュール
EP0460554A1 (en) * 1990-05-30 1991-12-11 Sanyo Electric Co., Ltd. Hybrid integrated circuit device
GB2249869B (en) * 1990-09-17 1994-10-12 Fuji Electric Co Ltd Semiconductor device
US5243217A (en) * 1990-11-03 1993-09-07 Fuji Electric Co., Ltd. Sealed semiconductor device with protruding portion
JPH0521704A (ja) * 1991-07-11 1993-01-29 Mitsubishi Electric Corp 半導体装置およびその製造方法
DE4130160A1 (de) * 1991-09-11 1993-03-25 Export Contor Aussenhandel Elektronische schaltung
JP3357220B2 (ja) * 1995-07-07 2002-12-16 三菱電機株式会社 半導体装置
JPH09172116A (ja) * 1995-12-21 1997-06-30 Mitsubishi Electric Corp 半導体装置
DE19627858A1 (de) * 1996-07-11 1998-01-22 Eurotec Ges Fuer Energiesparte Komplexes Leistungsbauelement
DE19927285C2 (de) * 1999-06-15 2003-05-22 Eupec Gmbh & Co Kg Niederinduktives Halbleiterbauelement
JP3876770B2 (ja) * 2002-06-07 2007-02-07 日産自動車株式会社 配線構造
JP2007062793A (ja) * 2005-08-31 2007-03-15 Toppan Printing Co Ltd ダンボール箱および紙封筒
US11837826B2 (en) * 2014-11-18 2023-12-05 Transportation Ip Holdings, Llc Bus bar and power electronic device with current shaping terminal connector and method of making a terminal connector

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3893159A (en) * 1974-02-26 1975-07-01 Rca Corp Multiple cell high frequency power semiconductor device having bond wires of differing inductance from cell to cell
US3886505A (en) * 1974-04-29 1975-05-27 Rca Corp Semiconductor package having means to tune out output capacitance
JPS5312271A (en) * 1976-07-20 1978-02-03 Nec Corp Substrate for electronic circuit element
JPS59135752A (ja) * 1983-01-24 1984-08-04 Mitsubishi Electric Corp 半導体装置
JPS6092646A (ja) * 1983-10-27 1985-05-24 Toshiba Corp 二層構造リ−ドフレ−ム
JPS60180154A (ja) * 1984-02-27 1985-09-13 Clarion Co Ltd 半導体装置
JPS61218151A (ja) * 1985-03-23 1986-09-27 Hitachi Ltd 半導体装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2016092283A (ja) * 2014-11-07 2016-05-23 三菱電機株式会社 回路基板

Also Published As

Publication number Publication date
DE3734067C2 (ja) 1990-05-10
US4825279A (en) 1989-04-25
JPS6393126A (ja) 1988-04-23
DE3734067A1 (de) 1988-05-05

Similar Documents

Publication Publication Date Title
JPH0525392B2 (ja)
EP0585578B1 (en) Semiconductor device with reduced floating inductance and method of fabricating same
EP0415439B1 (en) Composite semiconductor device having function for overcurrent detection
US11171122B2 (en) Semiconductor device
JP4490041B2 (ja) 電力用半導体装置
US6424028B1 (en) Semiconductor devices configured to tolerate connection misalignment
US6441317B1 (en) Semiconductor module and inverter device
US20150318234A1 (en) Switch circuit package module
JP6864713B2 (ja) パワーモジュール構造
JP3677519B2 (ja) 電力用半導体モジュール
US4161740A (en) High frequency power transistor having reduced interconnection inductance and thermal resistance
WO2021261508A1 (ja) 半導体装置
JPH0740790B2 (ja) 大電力パワ−モジユ−ル
JP2005216876A (ja) 電力用半導体モジュール
KR940008343B1 (ko) 대전력 반도체장치
US6552429B2 (en) Power switching semiconductor device with suppressed oscillation
JPH0513383B2 (ja)
JP4601874B2 (ja) 半導体装置
US4652902A (en) Power semiconductor device
JPH06342872A (ja) 半導体装置
US4984051A (en) Semiconductor device having directly connected source terminal
DE10303932A1 (de) Elektronisches Leistungsmodul mit mindestens zwei Leistungshalbleiterchips und Verfahren zur Herstellung desselben
JPS61139051A (ja) 半導体装置
JPH0541474A (ja) 半導体装置
US11862553B2 (en) Semiconductor device

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term