JPH05241676A - 集積回路チップ上に形成された回路 - Google Patents

集積回路チップ上に形成された回路

Info

Publication number
JPH05241676A
JPH05241676A JP4334971A JP33497192A JPH05241676A JP H05241676 A JPH05241676 A JP H05241676A JP 4334971 A JP4334971 A JP 4334971A JP 33497192 A JP33497192 A JP 33497192A JP H05241676 A JPH05241676 A JP H05241676A
Authority
JP
Japan
Prior art keywords
clock
signal
output
input
exciter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4334971A
Other languages
English (en)
Japanese (ja)
Inventor
James Testa
ジェイムズ・テスタ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of JPH05241676A publication Critical patent/JPH05241676A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
    • H03K5/1506—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dram (AREA)
JP4334971A 1991-11-21 1992-11-24 集積回路チップ上に形成された回路 Pending JPH05241676A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US79553891A 1991-11-21 1991-11-21
US795538 1991-11-21

Publications (1)

Publication Number Publication Date
JPH05241676A true JPH05241676A (ja) 1993-09-21

Family

ID=25165775

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4334971A Pending JPH05241676A (ja) 1991-11-21 1992-11-24 集積回路チップ上に形成された回路

Country Status (3)

Country Link
EP (1) EP0543542A2 (OSRAM)
JP (1) JPH05241676A (OSRAM)
KR (1) KR930011421A (OSRAM)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02187811A (ja) * 1989-01-13 1990-07-24 Mitsubishi Electric Corp クロックジェネレータ

Also Published As

Publication number Publication date
KR930011421A (ko) 1993-06-24
EP0543542A2 (en) 1993-05-26
EP0543542A3 (OSRAM) 1994-08-31

Similar Documents

Publication Publication Date Title
US5734685A (en) Clock signal deskewing system
JP4001670B2 (ja) クロック信号分配方法
US5712882A (en) Signal distribution system
US5706484A (en) Method for eliminating transition direction sensitive timing skews in a source synchronous design
JPH0218658A (ja) データ処理装置
US6725390B1 (en) Method and an apparatus for adjusting clock signal to sample data
US20060092929A1 (en) Interwoven clock transmission lines and devices employing the same
EP1011039B1 (en) Gap-coupling bus system
US3745472A (en) Synchronous digital system having a clock distribution system
US7983374B2 (en) Methods and systems for providing variable clock rates and data rates for a SERDES
US6618816B1 (en) System for compensating delay of high-speed data by equalizing and determining the total phase-shift of data relative to the phase of clock signal transmitted via separate path
US8072273B2 (en) System employing synchronized crystal oscillator-based clock, to be used in either discrete or integrated applications
US6775339B1 (en) Circuit design for high-speed digital communication
US6810486B2 (en) Method and apparatus for de-skewing a clock using a first and second phase locked loop and a clock tree
JPH05241676A (ja) 集積回路チップ上に形成された回路
JP2820086B2 (ja) クロック分配システム
US5428764A (en) System for radial clock distribution and skew regulation for synchronous clocking of components of a computing system
US4918331A (en) Logic circuits with data resynchronization
JPH04354219A (ja) データ伝送方式
US20110050297A1 (en) System employing synchronized crystal oscillator-based clock
JPH04233014A (ja) コンピュータ・システム
US5758130A (en) Digital signal distribution for long and short paths
JPH05268206A (ja) ディジタルシステムにおける同期制御信号供給方法
JPS61139139A (ja) 半導体装置の同期化方法およびこれに用いる半導体装置
JPH09200000A (ja) Ｄ型フリップフロップ