JPH0519338B2 - - Google Patents
Info
- Publication number
- JPH0519338B2 JPH0519338B2 JP1037906A JP3790689A JPH0519338B2 JP H0519338 B2 JPH0519338 B2 JP H0519338B2 JP 1037906 A JP1037906 A JP 1037906A JP 3790689 A JP3790689 A JP 3790689A JP H0519338 B2 JPH0519338 B2 JP H0519338B2
- Authority
- JP
- Japan
- Prior art keywords
- pll
- clock
- clock generator
- signal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Noise Elimination (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3790689A JPH0220930A (ja) | 1989-02-16 | 1989-02-16 | シンセサイザ・チューナ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3790689A JPH0220930A (ja) | 1989-02-16 | 1989-02-16 | シンセサイザ・チューナ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0220930A JPH0220930A (ja) | 1990-01-24 |
| JPH0519338B2 true JPH0519338B2 (enrdf_load_html_response) | 1993-03-16 |
Family
ID=12510585
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3790689A Granted JPH0220930A (ja) | 1989-02-16 | 1989-02-16 | シンセサイザ・チューナ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0220930A (enrdf_load_html_response) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105954639B (zh) * | 2016-04-27 | 2019-03-22 | 青岛海尔科技有限公司 | 一种漏电检测判断电路及设备 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5432008A (en) * | 1977-08-16 | 1979-03-09 | Pioneer Electronic Corp | Tuning circuit |
| JPS5857928B2 (ja) * | 1978-12-05 | 1983-12-22 | クラリオン株式会社 | 周波数シンセサイザ受信機用の選局制御方式 |
-
1989
- 1989-02-16 JP JP3790689A patent/JPH0220930A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0220930A (ja) | 1990-01-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5477194A (en) | Temperature compensated PLL frequency synthesizer and high-speed frequency lock method using the same | |
| EP0202072B1 (en) | Frequency synthesizer | |
| US5230094A (en) | Method and apparatus for intermediate frequency selection in a heterodyne receiver | |
| JPH03101317A (ja) | 受信機 | |
| US5160900A (en) | Method to speed up the training of a shift oscillator in a frequency synthesizer | |
| JPS6350110A (ja) | 掃引受信機の受信感度制御方式 | |
| US6154097A (en) | PLL oscillating circuit including oscillating circuit with mutual conductance controlled | |
| JPH0519338B2 (enrdf_load_html_response) | ||
| JPS6233400Y2 (enrdf_load_html_response) | ||
| JP2001069003A (ja) | Pll制御回路及びその制御方法 | |
| JPH09186587A (ja) | Pll回路 | |
| JPH06338793A (ja) | Pll周波数シンセサイザ回路 | |
| JPS5924191Y2 (ja) | シンセサイザ−受信機のafc回路 | |
| US4525864A (en) | Device for generating a tuning frequency set command signal of a tuner system | |
| JP3053838B2 (ja) | 映像中間周波回路 | |
| JP2579260B2 (ja) | Pll周波数シンセサイザおよびチューナ | |
| JP2790121B2 (ja) | 受信機 | |
| JPH08223038A (ja) | Pll回路 | |
| JP3248453B2 (ja) | 発振装置 | |
| JPH07260923A (ja) | レーダ装置用送信源 | |
| JPH07154285A (ja) | Pll回路 | |
| JPH06276096A (ja) | 高速引込みの pll式周波数シンセサイザ | |
| JP2927801B2 (ja) | Pll回路 | |
| JPH06291650A (ja) | 初期値制御型位相同期ループ回路 | |
| JPH0733467Y2 (ja) | ディジタル位相同期ループ回路 |