JPH05190763A - Sealed component - Google Patents

Sealed component

Info

Publication number
JPH05190763A
JPH05190763A JP2446192A JP2446192A JPH05190763A JP H05190763 A JPH05190763 A JP H05190763A JP 2446192 A JP2446192 A JP 2446192A JP 2446192 A JP2446192 A JP 2446192A JP H05190763 A JPH05190763 A JP H05190763A
Authority
JP
Japan
Prior art keywords
substrate
resin
circuit
sealing
size
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2446192A
Other languages
Japanese (ja)
Inventor
Keizo Yamamoto
本 恵 造 山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Murata Manufacturing Co Ltd
Original Assignee
Murata Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co Ltd filed Critical Murata Manufacturing Co Ltd
Priority to JP2446192A priority Critical patent/JPH05190763A/en
Publication of JPH05190763A publication Critical patent/JPH05190763A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To provide a sealed component having a structure wherein, even when the size of a substrate is irregular, no burr is produced on an external electrode when the substrate is sealed with a resin. CONSTITUTION:Circuits are formed on a substrate 16. External electrodes 20 are formed on the edge of the substrate 16 in such a way that they are connected to the circuits. In addition, s sealing resin 14 is formed on the substrate 16 in such a way that the circuits are covered with it. The size of the sealing resin 14 is formed to be smaller than the size of the substrate 16.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は封止部品に関し、特に
たとえば、外部電極を有した多層基板上に各素子を搭載
して回路を形成し、樹脂封止された複合部品などの封止
部品に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a sealing component, and more particularly, for example, a sealing component such as a resin-sealed composite component in which each element is mounted on a multilayer substrate having external electrodes to form a circuit. Regarding

【0002】[0002]

【従来の技術】たとえばハイブリッドICなどでは、リ
ードフレームを用いたものやチップ型のものがある。特
に、近年、高密度実装要求による多機能化や表面実装化
を目的として、多層基板上に各素子を搭載したチップ型
の複合部品が必要とされてきている。こうした複合部品
では、回路を保護するために、各素子を外界から封止す
る必要がある。多層基板上に形成された回路を封止する
方法としては、アルミナや金属のキャップをかぶせる方
法がある。しかし、アルミナや金属のキャップをかぶせ
る方法では、コスト高となってしまう。そこで、安価な
樹脂封止によって多層基板上の回路を封止する方法が考
えられる。
2. Description of the Related Art For example, hybrid ICs include those using a lead frame and chips. In particular, in recent years, a chip-type composite component in which each element is mounted on a multi-layer substrate has been required for the purpose of multifunctionalization and surface mounting in response to a demand for high-density mounting. In such a composite component, it is necessary to seal each element from the outside in order to protect the circuit. As a method of sealing the circuit formed on the multilayer substrate, there is a method of covering with a cap of alumina or metal. However, the method of covering with a cap of alumina or metal results in high cost. Therefore, a method of encapsulating the circuit on the multilayer substrate by inexpensive resin encapsulation can be considered.

【0003】図5は複合部品を示す斜視図解図である。
複合部品1は基板2を含む。基板2は、セラミックなど
の絶縁材料で形成される。基板2上には、たとえば4つ
の素子3が搭載され、これらの素子3によって回路4が
形成される。さらに、基板2の端面には、たとえば8つ
の外部電極5が、回路4に接続されるように形成され
る。回路4が形成された基板2は型に入れられ、型内に
樹脂を注入,硬化することによって、回路4が封止され
る。このようにして、図6に示すように、回路4が封止
樹脂6によって樹脂封止された、封止部品7が形成され
る。
FIG. 5 is a perspective view showing a composite component.
The composite component 1 includes a substrate 2. The substrate 2 is made of an insulating material such as ceramic. For example, four elements 3 are mounted on the substrate 2, and these elements 3 form a circuit 4. Furthermore, on the end surface of the substrate 2, for example, eight external electrodes 5 are formed so as to be connected to the circuit 4. The substrate 2 on which the circuit 4 is formed is put into a mold, and the circuit 4 is sealed by injecting and curing resin in the mold. In this way, as shown in FIG. 6, the sealing component 7 in which the circuit 4 is resin-sealed with the sealing resin 6 is formed.

【0004】[0004]

【発明が解決しようとする課題】しかしながら、多層基
板に用いられるセラミックは、焼結時に収縮する性質が
あり、多層基板間の幅寸法公差が大きい。したがって、
多層基板の寸法が型の内寸より小さくなると、多層基板
と型との間に隙間が生じる。このような場合、隙間に樹
脂が入り込み、外部電極上に、ばりが発生してしまう。
However, the ceramic used for the multilayer substrate has a property of shrinking during sintering, and the width dimension tolerance between the multilayer substrates is large. Therefore,
When the dimension of the multilayer substrate is smaller than the inner dimension of the mold, a gap is created between the multilayer substrate and the mold. In such a case, the resin enters the gap, and burrs are generated on the external electrodes.

【0005】それゆえに、この発明の主たる目的は、基
板の寸法にばらつきがあっても、樹脂封止したときに、
外部電極上に、ばりが発生しない構造の封止部品を提供
することである。
Therefore, the main object of the present invention is to provide a resin-sealed resin, even if the dimensions of the substrate vary.
It is an object of the present invention to provide a sealing component having a structure in which burrs do not occur on external electrodes.

【0006】[0006]

【課題を解決するための手段】この発明は、基板と、基
板上に形成される回路と、回路に接続され、基板上の端
面に形成される外部電極と、回路を覆うように基板上に
形成される封止樹脂を含む封止部品において、封止樹脂
の寸法は、基板の寸法より小さく形成される、封止部品
である。
According to the present invention, a substrate, a circuit formed on the substrate, external electrodes connected to the circuit and formed on an end surface of the substrate, and a circuit formed on the substrate so as to cover the circuit. In the sealing component including the sealing resin to be formed, the dimension of the sealing resin is smaller than that of the substrate.

【0007】[0007]

【作用】封止樹脂の寸法を基板の寸法より小さく形成す
るために、樹脂を注入する部分の型の内寸は、基板の寸
法よりも小さく設計される。そのため、基板を入れる部
分の型の内寸より基板が小さくなっても、基板の端面部
分に樹脂が入り込まない。
In order to make the size of the sealing resin smaller than the size of the substrate, the inner size of the mold at the portion where the resin is injected is designed to be smaller than the size of the substrate. Therefore, even if the substrate becomes smaller than the inner size of the mold in which the substrate is placed, the resin does not enter the end face portion of the substrate.

【0008】[0008]

【発明の効果】この発明によれば、多層基板上に素子を
搭載した複合部品を樹脂封止しても、外部電極上に、ば
りが発生しない。
According to the present invention, burrs do not occur on the external electrodes even when the composite component having the elements mounted on the multilayer substrate is resin-sealed.

【0009】この発明の上述の目的,その他の目的,特
徴および利点は、図面を参照して行う以下の実施例の詳
細な説明から一層明らかとなろう。
The above-mentioned objects, other objects, features and advantages of the present invention will become more apparent from the following detailed description of embodiments with reference to the drawings.

【0010】[0010]

【実施例】図1はこの発明の一実施例を示す斜視図解図
である。封止部品10は、図2に示す複合部品12を封
止樹脂14によって、樹脂封止して形成される。複合部
品12は基板16を含む。基板16としては、たとえば
セラミックなどの多層基板が用いられる。この基板16
上には、たとえば4つの素子18が搭載される。これら
の素子18によって、回路19が形成される。基板16
の対向する端面には、たとえば8つの外部電極20が、
回路19に接続されるように形成される。
1 is a perspective view showing an embodiment of the present invention. The sealing component 10 is formed by resin-sealing the composite component 12 shown in FIG. 2 with the sealing resin 14. The composite component 12 includes a substrate 16. As the substrate 16, for example, a multilayer substrate made of ceramic or the like is used. This board 16
For example, four elements 18 are mounted on the top. A circuit 19 is formed by these elements 18. Board 16
Eight external electrodes 20, for example, are provided on opposite end surfaces of
It is formed so as to be connected to the circuit 19.

【0011】すなわち、封止樹脂14によって、複合部
品12の回路19を覆うように樹脂封止して、回路19
を保護する。次に、複合部品12を封止樹脂14によっ
て樹脂封止して、封止部品10を形成する方法について
述べる。
That is, the circuit 19 of the composite component 12 is resin-sealed with the sealing resin 14 to form the circuit 19.
Protect. Next, a method of resin-sealing the composite component 12 with the sealing resin 14 to form the sealing component 10 will be described.

【0012】まず、図3に示すように、樹脂封止するた
めの下型22および上型24が準備される。下型22は
第1の凹部26を有し、第1の凹部26内に複合部品1
2の基板16が納められる。上型24は第2の凹部28
を有し、第2の凹部28の寸法は、基板16の寸法より
小さくなるように形成される。この上型24が、下型2
2上に載置される。このとき、上型24の第2の凹部2
8は、基板16の寸法より小さく形成されているため、
基板16と上型24との間に空間部30が形成される。
First, as shown in FIG. 3, a lower mold 22 and an upper mold 24 for resin sealing are prepared. The lower die 22 has a first recess 26, and the composite part 1 is placed in the first recess 26.
The second board 16 is accommodated. The upper mold 24 is the second recess 28
And the size of the second recess 28 is smaller than that of the substrate 16. This upper mold 24 is the lower mold 2
2 is placed on. At this time, the second recess 2 of the upper mold 24
Since 8 is formed smaller than the size of the substrate 16,
A space 30 is formed between the substrate 16 and the upper mold 24.

【0013】つぎに、空間部30に樹脂を注入し、硬化
させる。このとき、基板16と上型24との間で樹脂切
りが行われる。すなわち、第2の凹部28の寸法によっ
て形成される封止樹脂14の寸法が設定される。そし
て、上型24の第2の凹部28の寸法が、基板16の寸
法より小さくなるように形成されるので、封止樹脂14
の寸法は、基板16の寸法より小さく形成される。その
ため、封止樹脂14によって外部電極20上に、ばりが
発生することがない。
Next, resin is injected into the space 30 and cured. At this time, resin cutting is performed between the substrate 16 and the upper mold 24. That is, the size of the sealing resin 14 formed by the size of the second recess 28 is set. Since the second recess 28 of the upper mold 24 is formed to have a size smaller than that of the substrate 16, the sealing resin 14 is formed.
Is formed smaller than the size of the substrate 16. Therefore, the sealing resin 14 does not cause burrs on the external electrodes 20.

【0014】図4はこの発明の他の実施例を示す斜視図
解図である。この実施例では、特に基板16上におい
て、基板16と上型24との接触部に、弾性を有するシ
リコンゴム膜32が印刷される。これによって、基板1
6の上面が下型22の上面より低くなっても、基板1
6,第2の凹部28およびシリコンゴム膜32の間に空
間部30が形成され、樹脂が基板16の端面部分に回り
込まない。したがって、外部電極20上にばりが発生し
ない。さらに、基板16の上面が下型22の上面より高
くなった場合、上型24は弾性を有するシリコンゴム膜
32上に載置されるため、上型24の圧力がシリコンゴ
ム膜32に吸収される。したがって、成形時の基板16
の割れを防ぐことができる。このように、シリコンゴム
膜32を形成することによって、基板16の厚みのばら
つきを吸収することができる。
FIG. 4 is a perspective view showing another embodiment of the present invention. In this embodiment, a silicon rubber film 32 having elasticity is printed especially on the substrate 16 at the contact portion between the substrate 16 and the upper mold 24. As a result, the substrate 1
Even if the upper surface of 6 becomes lower than the upper surface of the lower mold 22, the substrate 1
6, the space 30 is formed between the second recess 28 and the silicon rubber film 32, and the resin does not go around the end face portion of the substrate 16. Therefore, burrs do not occur on the external electrodes 20. Further, when the upper surface of the substrate 16 is higher than the upper surface of the lower mold 22, the upper mold 24 is placed on the elastic silicon rubber film 32, so that the pressure of the upper mold 24 is absorbed by the silicon rubber film 32. It Therefore, the substrate 16 at the time of molding
Can be prevented from cracking. By forming the silicon rubber film 32 in this way, it is possible to absorb variations in the thickness of the substrate 16.

【図面の簡単な説明】[Brief description of drawings]

【図1】この発明の一実施例を示す斜視図解図である。FIG. 1 is a perspective view showing an embodiment of the present invention.

【図2】複合部品を示す斜視図解図である。FIG. 2 is a perspective view showing a composite component.

【図3】複合部品に封止樹脂を形成するときの工程を示
す断面図解図である。
FIG. 3 is a schematic cross-sectional view showing a process of forming a sealing resin on a composite component.

【図4】この発明の他の実施例を示す斜視図解図であ
る。
FIG. 4 is a perspective view showing another embodiment of the present invention.

【図5】複合部品を示す斜視図解図である。FIG. 5 is a perspective view showing a composite component.

【図6】従来の封止部品を示す斜視図解図である。FIG. 6 is a perspective view showing a conventional sealing component.

【符号の説明】[Explanation of symbols]

10 封止部品 14 封止樹脂 16 基板 19 回路 20 外部電極 10 Sealing Parts 14 Sealing Resin 16 Substrate 19 Circuit 20 External Electrode

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 基板、 前記基板上に形成される回路、 前記回路に接続され、前記基板上の端面に形成される外
部電極、および前記回路を覆うように前記基板上に形成
される封止樹脂を含む封止部品において、 前記封止樹脂の寸法は、前記基板の寸法より小さく形成
されることを特徴とする、封止部品。
1. A substrate, a circuit formed on the substrate, an external electrode connected to the circuit and formed on an end surface of the substrate, and a seal formed on the substrate so as to cover the circuit. A sealing component including a resin, wherein the dimension of the sealing resin is smaller than the dimension of the substrate.
JP2446192A 1992-01-14 1992-01-14 Sealed component Pending JPH05190763A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2446192A JPH05190763A (en) 1992-01-14 1992-01-14 Sealed component

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2446192A JPH05190763A (en) 1992-01-14 1992-01-14 Sealed component

Publications (1)

Publication Number Publication Date
JPH05190763A true JPH05190763A (en) 1993-07-30

Family

ID=12138812

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2446192A Pending JPH05190763A (en) 1992-01-14 1992-01-14 Sealed component

Country Status (1)

Country Link
JP (1) JPH05190763A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0676719A2 (en) 1994-04-08 1995-10-11 Sony Corporation Method and apparatus for generating images
EP0684057A1 (en) 1994-05-27 1995-11-29 Sony Corporation Game apparatus with memory function

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0676719A2 (en) 1994-04-08 1995-10-11 Sony Corporation Method and apparatus for generating images
EP0684057A1 (en) 1994-05-27 1995-11-29 Sony Corporation Game apparatus with memory function

Similar Documents

Publication Publication Date Title
JP4662324B2 (en) Circuit module
KR100765604B1 (en) Circuit device and manufacturing method thereof
JPH0595079A (en) Lead frame, substrate for mounting semiconductor integrated circuit and semiconductor device, and manufacture thereof
JPH05190763A (en) Sealed component
JPH05129476A (en) Semiconductor device and manufacture thereof
JP6365360B2 (en) Electronic device and manufacturing method thereof
JP3366355B2 (en) Method for manufacturing semiconductor device
JPS6230353A (en) Resin-sealing circuit board
JPH05110268A (en) Sealed type mounted printed wiring board
JP2671168B2 (en) Case sealing method
JPS6239036A (en) Hybrid ic
JP3281864B2 (en) Manufacturing method of hybrid integrated circuit device
JPH0845973A (en) Production of semiconductor device
JP2000174171A (en) Circuit board for installing package part
JP3014873B2 (en) Method for manufacturing semiconductor device
KR100406499B1 (en) equipment for molding of semiconductor package and molding method using it
JP2616685B2 (en) Method for manufacturing resin-encapsulated semiconductor device
JPH05109929A (en) Sealing method of semiconductor
JPS61194754A (en) Semiconductor device
JPS62193268A (en) Hybrid integrated circuit
JP2000243871A (en) Circuit board
JPH0660146U (en) Semiconductor chip resin sealing device
JPH0357252A (en) Resin-sealed semiconductor device
JPH03175658A (en) Resin sealed semiconductor device and manufacture thereof
JPH05185784A (en) Manufacture of ic card