JPH0518137B2 - - Google Patents
Info
- Publication number
- JPH0518137B2 JPH0518137B2 JP20483084A JP20483084A JPH0518137B2 JP H0518137 B2 JPH0518137 B2 JP H0518137B2 JP 20483084 A JP20483084 A JP 20483084A JP 20483084 A JP20483084 A JP 20483084A JP H0518137 B2 JPH0518137 B2 JP H0518137B2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- access
- area
- specific area
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
- G06F9/262—Arrangements for next microinstruction selection
- G06F9/268—Microinstruction selection not based on processing results, e.g. interrupt, patch, first cycle store, diagnostic programs
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Storage Device Security (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20483084A JPS6182236A (ja) | 1984-09-29 | 1984-09-29 | デ−タ処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20483084A JPS6182236A (ja) | 1984-09-29 | 1984-09-29 | デ−タ処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6182236A JPS6182236A (ja) | 1986-04-25 |
JPH0518137B2 true JPH0518137B2 (enrdf_load_stackoverflow) | 1993-03-11 |
Family
ID=16497087
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20483084A Granted JPS6182236A (ja) | 1984-09-29 | 1984-09-29 | デ−タ処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6182236A (enrdf_load_stackoverflow) |
-
1984
- 1984-09-29 JP JP20483084A patent/JPS6182236A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6182236A (ja) | 1986-04-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6779089B2 (en) | Locked content addressable memory for efficient access | |
US4851991A (en) | Central processor unit for digital data processing system including write buffer management mechanism | |
JP2776132B2 (ja) | オペランド内の情報のスタティックおよびダイナミック・マスキングを兼ね備えるデータ処理システム | |
US5136714A (en) | Method and apparatus for implementing inter-processor interrupts using shared memory storage in a multi-processor computer system | |
KR970012145A (ko) | 데이타 프로세서와 그 작동 방법, 그 디버깅 작동 실행 방법 및 그 중단점 값 수정 방법 | |
JPH0345407B2 (enrdf_load_stackoverflow) | ||
WO1988006762A1 (en) | Central processor unit for digital data processing system including cache management mechanism | |
US5119484A (en) | Selections between alternate control word and current instruction generated control word for alu in respond to alu output and current instruction | |
US5218688A (en) | Data processing system with memory-access priority control | |
US5809534A (en) | Performing a write cycle to memory in a multi-processor system | |
JP2004062910A (ja) | マルチコアプロセッサにセマフォを具現化し、共通資源へのアクセスを制御する方法 | |
JPH0518137B2 (enrdf_load_stackoverflow) | ||
US4628450A (en) | Data processing system having a local memory which does not use a directory device with distributed resident programs and a method therefor | |
US7877533B2 (en) | Bus system, bus slave and bus control method | |
JPS5834856B2 (ja) | キオクセイギヨソウチ | |
JP3323341B2 (ja) | エミュレーション用プロセッサおよびそれを搭載したエミュレータ | |
JPS6074059A (ja) | 記憶装置アクセス制御方式 | |
JPH0635747A (ja) | デバッグ支援装置 | |
JPH0567973B2 (enrdf_load_stackoverflow) | ||
JPS59112479A (ja) | キヤツシユメモリの高速アクセス方式 | |
JP2825589B2 (ja) | バス制御方式 | |
JPH042974B2 (enrdf_load_stackoverflow) | ||
JPH0589057A (ja) | レジスタ制御装置 | |
JP2632859B2 (ja) | メモリアクセス制御回路 | |
JPS6174045A (ja) | マルチプロセツサシステムにおけるチヤネル制御方式 |