JPH049387B2 - - Google Patents
Info
- Publication number
- JPH049387B2 JPH049387B2 JP57074753A JP7475382A JPH049387B2 JP H049387 B2 JPH049387 B2 JP H049387B2 JP 57074753 A JP57074753 A JP 57074753A JP 7475382 A JP7475382 A JP 7475382A JP H049387 B2 JPH049387 B2 JP H049387B2
- Authority
- JP
- Japan
- Prior art keywords
- mos transistor
- polycrystalline silicon
- silicon film
- driver
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D88/00—Three-dimensional [3D] integrated devices
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Dram (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57074753A JPS58191461A (ja) | 1982-05-04 | 1982-05-04 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57074753A JPS58191461A (ja) | 1982-05-04 | 1982-05-04 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58191461A JPS58191461A (ja) | 1983-11-08 |
| JPH049387B2 true JPH049387B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-02-20 |
Family
ID=13556336
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57074753A Granted JPS58191461A (ja) | 1982-05-04 | 1982-05-04 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58191461A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2172977A1 (en) | 2008-10-03 | 2010-04-07 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
| CN101714546B (zh) * | 2008-10-03 | 2014-05-14 | 株式会社半导体能源研究所 | 显示装置及其制造方法 |
| KR101890096B1 (ko) * | 2009-09-24 | 2018-08-20 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 구동 회로, 상기 구동 회로를 포함하는 표시 장치, 및 상기 표시 장치를 포함하는 전자 기기 |
-
1982
- 1982-05-04 JP JP57074753A patent/JPS58191461A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58191461A (ja) | 1983-11-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4651408A (en) | Fabrication of stacked MOS devices utilizing lateral seeding and a plurality of separate implants at different energies | |
| US4149307A (en) | Process for fabricating insulated-gate field-effect transistors with self-aligned contacts | |
| US20020168802A1 (en) | SiGe/SOI CMOS and method of making the same | |
| US5682052A (en) | Method for forming isolated intra-polycrystalline silicon structure | |
| US4015281A (en) | MIS-FETs isolated on common substrate | |
| JPS63120442A (ja) | 半導体にドープして接続部に導電性スルーホールを形成する方法 | |
| JPS5818965A (ja) | 半導体装置の製造方法 | |
| JPH05865B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| GB2064866A (en) | Field effect semiconductor device | |
| JPH049387B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US8497556B2 (en) | Semiconductor devices with active semiconductor height variation | |
| JPH02271674A (ja) | 半導体装置 | |
| JPH11121757A (ja) | 半導体装置およびその製造方法 | |
| JPH0626244B2 (ja) | 半導体装置 | |
| US5391509A (en) | Method of manufacturing a semiconductor device forming a high concentration impurity region through a CVD insulating film | |
| JPS6247151A (ja) | 相互接続部を基板に形成する方法 | |
| JPS5893216A (ja) | 半導体装置の製造方法 | |
| JPH02194561A (ja) | 薄膜半導体装置とその製造方法 | |
| JPH04233758A (ja) | 半導体装置とその製造方法 | |
| JP3196324B2 (ja) | 半導体装置およびその製造方法 | |
| JPS5955070A (ja) | 半導体装置の製造方法 | |
| JPH07112012B2 (ja) | 半導体装置の製造方法 | |
| JPH0517701B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS6265364A (ja) | 半導体装置の製造方法 | |
| JP2000269321A (ja) | 半導体装置 |