JPH048446U - - Google Patents

Info

Publication number
JPH048446U
JPH048446U JP4757690U JP4757690U JPH048446U JP H048446 U JPH048446 U JP H048446U JP 4757690 U JP4757690 U JP 4757690U JP 4757690 U JP4757690 U JP 4757690U JP H048446 U JPH048446 U JP H048446U
Authority
JP
Japan
Prior art keywords
lead
island
resin
chip package
relay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4757690U
Other languages
English (en)
Japanese (ja)
Other versions
JP2519651Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP4757690U priority Critical patent/JP2519651Y2/ja
Publication of JPH048446U publication Critical patent/JPH048446U/ja
Application granted granted Critical
Publication of JP2519651Y2 publication Critical patent/JP2519651Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP4757690U 1990-05-07 1990-05-07 樹脂封止型マルチチップパッケージのリードフレーム Expired - Lifetime JP2519651Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4757690U JP2519651Y2 (ja) 1990-05-07 1990-05-07 樹脂封止型マルチチップパッケージのリードフレーム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4757690U JP2519651Y2 (ja) 1990-05-07 1990-05-07 樹脂封止型マルチチップパッケージのリードフレーム

Publications (2)

Publication Number Publication Date
JPH048446U true JPH048446U (US07714131-20100511-C00024.png) 1992-01-27
JP2519651Y2 JP2519651Y2 (ja) 1996-12-11

Family

ID=31563627

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4757690U Expired - Lifetime JP2519651Y2 (ja) 1990-05-07 1990-05-07 樹脂封止型マルチチップパッケージのリードフレーム

Country Status (1)

Country Link
JP (1) JP2519651Y2 (US07714131-20100511-C00024.png)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008147589A (ja) * 2006-12-13 2008-06-26 Toyota Motor Corp 電子部品
JP2013058542A (ja) * 2011-09-07 2013-03-28 Dainippon Printing Co Ltd リードフレームおよびその製造方法
WO2019203139A1 (ja) * 2018-04-19 2019-10-24 ローム株式会社 半導体装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5010967A (US07714131-20100511-C00024.png) * 1973-05-28 1975-02-04
JPH01308058A (ja) * 1988-06-06 1989-12-12 Hitachi Ltd 電子装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5010967A (US07714131-20100511-C00024.png) * 1973-05-28 1975-02-04
JPH01308058A (ja) * 1988-06-06 1989-12-12 Hitachi Ltd 電子装置

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008147589A (ja) * 2006-12-13 2008-06-26 Toyota Motor Corp 電子部品
JP2013058542A (ja) * 2011-09-07 2013-03-28 Dainippon Printing Co Ltd リードフレームおよびその製造方法
WO2019203139A1 (ja) * 2018-04-19 2019-10-24 ローム株式会社 半導体装置
JPWO2019203139A1 (ja) * 2018-04-19 2021-03-18 ローム株式会社 半導体装置
US11227822B2 (en) 2018-04-19 2022-01-18 Rohm Co., Ltd. Semiconductor device

Also Published As

Publication number Publication date
JP2519651Y2 (ja) 1996-12-11

Similar Documents

Publication Publication Date Title
US6277673B1 (en) Leads under chip in conventional IC package
KR100214463B1 (ko) 클립형 리드프레임과 이를 사용한 패키지의 제조방법
JPH048446U (US07714131-20100511-C00024.png)
JPS6086851A (ja) 樹脂封止型半導体装置
JPH0621305A (ja) 半導体装置
JP2576678B2 (ja) 半導体装置用リードフレーム
JP2000049275A (ja) リードフレームおよびそれを用いた半導体装置ならびにその製造方法
JPH0546280Y2 (US07714131-20100511-C00024.png)
JPH07101729B2 (ja) マルチチップ半導体装置およびその製造方法
JPH0625004Y2 (ja) 集積回路
JPH0547464Y2 (US07714131-20100511-C00024.png)
KR200159002Y1 (ko) 적층내부 리드리드 프레임
JPH0254248U (US07714131-20100511-C00024.png)
JP2629461B2 (ja) 樹脂封止形半導体装置
JPH04150065A (ja) 半導体パッケージ用リードフレーム
JPS6336055U (US07714131-20100511-C00024.png)
JPH06132475A (ja) 半導体パッケージ
JPS63121455U (US07714131-20100511-C00024.png)
JPS6429843U (US07714131-20100511-C00024.png)
JPS6429848U (US07714131-20100511-C00024.png)
JPH0645503A (ja) 樹脂封止型半導体装置用リードフレーム
JPH0513646A (ja) Zip型半導体装置
JPH0176040U (US07714131-20100511-C00024.png)
JPH0275736U (US07714131-20100511-C00024.png)
JPH08125069A (ja) 半導体装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term