JPH0482184B2 - - Google Patents

Info

Publication number
JPH0482184B2
JPH0482184B2 JP61273280A JP27328086A JPH0482184B2 JP H0482184 B2 JPH0482184 B2 JP H0482184B2 JP 61273280 A JP61273280 A JP 61273280A JP 27328086 A JP27328086 A JP 27328086A JP H0482184 B2 JPH0482184 B2 JP H0482184B2
Authority
JP
Japan
Prior art keywords
chip
substrate
adhesive
bonding
bump
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61273280A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63127541A (ja
Inventor
Noryuki Inagaki
Yutaka Makino
Akihiro Yamamoto
Shinya Matsumura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP61273280A priority Critical patent/JPS63127541A/ja
Publication of JPS63127541A publication Critical patent/JPS63127541A/ja
Publication of JPH0482184B2 publication Critical patent/JPH0482184B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/50Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto

Landscapes

  • Wire Bonding (AREA)
JP61273280A 1986-11-17 1986-11-17 チップの接合方法 Granted JPS63127541A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61273280A JPS63127541A (ja) 1986-11-17 1986-11-17 チップの接合方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61273280A JPS63127541A (ja) 1986-11-17 1986-11-17 チップの接合方法

Publications (2)

Publication Number Publication Date
JPS63127541A JPS63127541A (ja) 1988-05-31
JPH0482184B2 true JPH0482184B2 (ko) 1992-12-25

Family

ID=17525645

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61273280A Granted JPS63127541A (ja) 1986-11-17 1986-11-17 チップの接合方法

Country Status (1)

Country Link
JP (1) JPS63127541A (ko)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69009259T2 (de) * 1989-02-02 1994-10-13 Matsushita Electric Ind Co Ltd Verfahren zum Zusammensetzen von Halbleiteranordnungen.
JPH02234447A (ja) * 1989-03-07 1990-09-17 Nec Corp 半導体集積回路素子の接続方法
US5766972A (en) * 1994-06-02 1998-06-16 Mitsubishi Denki Kabushiki Kaisha Method of making resin encapsulated semiconductor device with bump electrodes
JP2005028202A (ja) * 2003-07-07 2005-02-03 Hitachi Industries Co Ltd テーブル平行度調整装置とそれを用いたディスペンサ
JP4835530B2 (ja) * 2007-07-25 2011-12-14 パナソニック電工株式会社 床材
JP2010034585A (ja) * 2009-11-06 2010-02-12 Toray Eng Co Ltd チップ実装装置における平行度調整方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60262430A (ja) * 1984-06-08 1985-12-25 Matsushita Electric Ind Co Ltd 半導体装置の製造方法

Also Published As

Publication number Publication date
JPS63127541A (ja) 1988-05-31

Similar Documents

Publication Publication Date Title
US5903662A (en) Automated system for placement of components
EP2479786B1 (en) Pressing device and pressing method
US5212880A (en) Apparatus for packaging a semiconductor device
JP5004891B2 (ja) 傾斜調整機構およびこの傾斜調整機構の制御方法
US6208419B1 (en) Method of and apparatus for bonding light-emitting element
KR101143838B1 (ko) 플립 칩 본딩 방법
JPH0628272B2 (ja) 整列/接合装置及び方法
CN109906029A (zh) 电子部件安装装置以及电子部件安装方法
JPWO2003041478A1 (ja) 実装装置および実装方法
US5262355A (en) Method for packaging a semiconductor device
US7790499B2 (en) Observation apparatus and method for observing void in underfill resin
JPH0482184B2 (ko)
KR101966528B1 (ko) 경사 리드를 구비한 연성 소재 부품 본딩 방법
TWI738413B (zh) 安裝裝置
JP2000164626A (ja) 部品のボンディング方法および装置
JP3448960B2 (ja) 発光デバイスの組立装置及びその組立方法
JP2004128384A (ja) 部品実装装置および部品実装方法
JP4127986B2 (ja) 調芯固定方法および調芯固定装置
JP3862152B2 (ja) 球状体の形状測定方法
CN110854054B (zh) 调整芯片吸盘与基板吸盘平行度的准直光路结构
KR102000871B1 (ko) 경사 리드를 구비한 연성 소재 부품 본딩 방법
JPS6144303A (ja) 半導体チツプの位置検出装置
JP3393353B2 (ja) 電子部品ボンデイング装置
JPH0645652A (ja) 光学ヘッドのダイボンディング装置及びダイボンディング方法
KR101949591B1 (ko) 경사 리드를 구비한 연성 소재 부품 본딩 장치