JPH0481838B2 - - Google Patents
Info
- Publication number
- JPH0481838B2 JPH0481838B2 JP59215867A JP21586784A JPH0481838B2 JP H0481838 B2 JPH0481838 B2 JP H0481838B2 JP 59215867 A JP59215867 A JP 59215867A JP 21586784 A JP21586784 A JP 21586784A JP H0481838 B2 JPH0481838 B2 JP H0481838B2
- Authority
- JP
- Japan
- Prior art keywords
- group
- wiring
- line
- decoder
- gate circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59215867A JPS6194291A (ja) | 1984-10-15 | 1984-10-15 | 半導体記憶装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59215867A JPS6194291A (ja) | 1984-10-15 | 1984-10-15 | 半導体記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6194291A JPS6194291A (ja) | 1986-05-13 |
| JPH0481838B2 true JPH0481838B2 (enExample) | 1992-12-25 |
Family
ID=16679579
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59215867A Granted JPS6194291A (ja) | 1984-10-15 | 1984-10-15 | 半導体記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6194291A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3013855B2 (ja) * | 1988-09-14 | 2000-02-28 | 株式会社日立製作所 | 半導体メモリ |
| TWI224651B (en) | 2001-11-30 | 2004-12-01 | Yamaha Motor Co Ltd | Engine controller |
-
1984
- 1984-10-15 JP JP59215867A patent/JPS6194291A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6194291A (ja) | 1986-05-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR930006843B1 (ko) | 반도체 집적회로 | |
| KR970029835A (ko) | 셀어레이상에 전원 및 신호버스가 메시형상으로 배치된 시스템 | |
| CN113632168B (zh) | 配备有电源门控电路的驱动电路 | |
| JPH079976B2 (ja) | 半導体メモリ | |
| EP0121394A2 (en) | Static semiconductor memory device incorporating redundancy memory cells | |
| JPH0358184B2 (enExample) | ||
| EP0018739A2 (en) | A decoder circuit for a semiconductor memory device | |
| JPS62132419A (ja) | センス増幅器 | |
| JPH0481838B2 (enExample) | ||
| US3825888A (en) | Decoder circuit | |
| JPS58169394A (ja) | 論理回路 | |
| US4025799A (en) | Decoder structure for a folded logic array | |
| EP0144218B1 (en) | Ecl gate array | |
| JPH0429157B2 (enExample) | ||
| JP2515029B2 (ja) | 半導体記憶装置 | |
| JP3429102B2 (ja) | メモリモジュール | |
| JP2842819B2 (ja) | 半導体メモリ回路 | |
| JPS5891600A (ja) | メモリ回路 | |
| JP2805928B2 (ja) | Eclゲートアレイ | |
| JPH0142079B2 (enExample) | ||
| JPH01319329A (ja) | プログラマブル・ロジック・アレイ | |
| JPS6254939A (ja) | モノリシツク集積回路 | |
| JPS6316749B2 (enExample) | ||
| JPS62238642A (ja) | マスタスライス型半導体集積回路装置 | |
| JP2876687B2 (ja) | マスタースライス方式集積回路装置 |