JPH048159U - - Google Patents
Info
- Publication number
- JPH048159U JPH048159U JP5001590U JP5001590U JPH048159U JP H048159 U JPH048159 U JP H048159U JP 5001590 U JP5001590 U JP 5001590U JP 5001590 U JP5001590 U JP 5001590U JP H048159 U JPH048159 U JP H048159U
- Authority
- JP
- Japan
- Prior art keywords
- port
- microprocessor
- signal
- ram
- sam
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5001590U JPH0751633Y2 (ja) | 1990-05-14 | 1990-05-14 | メモリ制御回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5001590U JPH0751633Y2 (ja) | 1990-05-14 | 1990-05-14 | メモリ制御回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH048159U true JPH048159U (es) | 1992-01-24 |
JPH0751633Y2 JPH0751633Y2 (ja) | 1995-11-22 |
Family
ID=31568201
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5001590U Expired - Lifetime JPH0751633Y2 (ja) | 1990-05-14 | 1990-05-14 | メモリ制御回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0751633Y2 (es) |
-
1990
- 1990-05-14 JP JP5001590U patent/JPH0751633Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0751633Y2 (ja) | 1995-11-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5280589A (en) | Memory access control system for use with a relatively small size data processing system | |
JPH048159U (es) | ||
JPH02287646A (ja) | メモリ拡張方式 | |
JPH0140432B2 (es) | ||
JPH0340417B2 (es) | ||
JP2884943B2 (ja) | アドレス調停回路 | |
JP3221007B2 (ja) | ファクシミリ装置 | |
JPH0179164U (es) | ||
JPH0567038A (ja) | メモリデータ転送方式 | |
JPS61168444U (es) | ||
JPH0120781B2 (es) | ||
JPS6053901B2 (ja) | プロセッサ間情報転送方式 | |
JPS6214536U (es) | ||
JPS63104155A (ja) | 電子計算機 | |
JPS62273692A (ja) | メモリアクセス方式 | |
JPS62172456A (ja) | マイクロコンピユ−タシステム等におけるインタ−フエ−スバス方式 | |
JPS59130294U (ja) | システム制御装置 | |
JPH02116346U (es) | ||
JPS6184953U (es) | ||
JPH064406A (ja) | キャッシュメモリを有するデータ処理装置 | |
JPS6343246U (es) | ||
JPS59118048U (ja) | 双方向ダイレクトメモリアクセス転送回路 | |
JPH0455650U (es) | ||
JPH09305562A (ja) | データ転送装置 | |
JPH0337544U (es) |