JPH0478025B2 - - Google Patents

Info

Publication number
JPH0478025B2
JPH0478025B2 JP58160360A JP16036083A JPH0478025B2 JP H0478025 B2 JPH0478025 B2 JP H0478025B2 JP 58160360 A JP58160360 A JP 58160360A JP 16036083 A JP16036083 A JP 16036083A JP H0478025 B2 JPH0478025 B2 JP H0478025B2
Authority
JP
Japan
Prior art keywords
floating gate
region
conductivity type
layer
impurity concentration
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58160360A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6053083A (ja
Inventor
Yasuo Wada
Takaaki Hagiwara
Akira Sato
Masao Tamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58160360A priority Critical patent/JPS6053083A/ja
Publication of JPS6053083A publication Critical patent/JPS6053083A/ja
Publication of JPH0478025B2 publication Critical patent/JPH0478025B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/68—Floating-gate IGFETs
    • H10D30/681—Floating-gate IGFETs having only two programming levels

Landscapes

  • Non-Volatile Memory (AREA)
JP58160360A 1983-09-02 1983-09-02 不揮発性メモリの製造方法 Granted JPS6053083A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58160360A JPS6053083A (ja) 1983-09-02 1983-09-02 不揮発性メモリの製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58160360A JPS6053083A (ja) 1983-09-02 1983-09-02 不揮発性メモリの製造方法

Publications (2)

Publication Number Publication Date
JPS6053083A JPS6053083A (ja) 1985-03-26
JPH0478025B2 true JPH0478025B2 (enrdf_load_stackoverflow) 1992-12-10

Family

ID=15713287

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58160360A Granted JPS6053083A (ja) 1983-09-02 1983-09-02 不揮発性メモリの製造方法

Country Status (1)

Country Link
JP (1) JPS6053083A (enrdf_load_stackoverflow)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5464785A (en) * 1994-11-30 1995-11-07 United Microelectronics Corporation Method of making a flash EPROM device having a drain edge P+ implant
KR960026960A (ko) * 1994-12-16 1996-07-22 리 패치 비대칭 저전력 모스(mos) 소자
US6214666B1 (en) * 1998-12-18 2001-04-10 Vantis Corporation Method of forming a non-volatile memory device
US6282123B1 (en) 1998-12-21 2001-08-28 Lattice Semiconductor Corporation Method of fabricating, programming, and erasing a dual pocket two sided program/erase non-volatile memory cell
US6232631B1 (en) 1998-12-21 2001-05-15 Vantis Corporation Floating gate memory cell structure with programming mechanism outside the read path
US6294809B1 (en) 1998-12-28 2001-09-25 Vantis Corporation Avalanche programmed floating gate memory cell structure with program element in polysilicon
US6215700B1 (en) 1999-01-07 2001-04-10 Vantis Corporation PMOS avalanche programmed floating gate memory cell structure
US6326663B1 (en) 1999-03-26 2001-12-04 Vantis Corporation Avalanche injection EEPROM memory cell with P-type control gate
US6424000B1 (en) 1999-05-11 2002-07-23 Vantis Corporation Floating gate memory apparatus and method for selected programming thereof

Also Published As

Publication number Publication date
JPS6053083A (ja) 1985-03-26

Similar Documents

Publication Publication Date Title
US4078947A (en) Method for forming a narrow channel length MOS field effect transistor
US4103415A (en) Insulated-gate field-effect transistor with self-aligned contact hole to source or drain
US7670911B2 (en) Method for manufacturing vertical MOS transistor
US4711017A (en) Formation of buried diffusion devices
JPS626349B2 (enrdf_load_stackoverflow)
JPH0451071B2 (enrdf_load_stackoverflow)
JPH0624226B2 (ja) スタック形ｃｍｏｓ装置の製造方法
JPS614240A (ja) 半導体装置の製造方法
US5426327A (en) MOS semiconductor with LDD structure having gate electrode and side spacers of polysilicon with different impurity concentrations
JPS6038866A (ja) 金属―酸化膜―半導体集積回路の製造方法
US4642880A (en) Method for manufacturing a recessed semiconductor device
JPH0478025B2 (enrdf_load_stackoverflow)
US4462151A (en) Method of making high density complementary transistors
JP2002170941A (ja) 半導体装置及びその製造方法
US4350991A (en) Narrow channel length MOS field effect transistor with field protection region for reduced source-to-substrate capacitance
JPS60163452A (ja) バイポーラデバイスおよび電界効果デバイスを有する集積回路およびその製造方法
JP3140023B2 (ja) 半導体装置及びその製造方法
JPH0552069B2 (enrdf_load_stackoverflow)
JP2995931B2 (ja) 半導体装置の製造方法
JPS6158987B2 (enrdf_load_stackoverflow)
JPH0412629B2 (enrdf_load_stackoverflow)
JPS6376481A (ja) 半導体装置及びその製造方法
JPH0642547B2 (ja) 不揮発性半導体メモリおよびその製造方法
JPH0481327B2 (enrdf_load_stackoverflow)
JP2713940B2 (ja) 半導体装置