JPH0474893B2 - - Google Patents
Info
- Publication number
- JPH0474893B2 JPH0474893B2 JP58053491A JP5349183A JPH0474893B2 JP H0474893 B2 JPH0474893 B2 JP H0474893B2 JP 58053491 A JP58053491 A JP 58053491A JP 5349183 A JP5349183 A JP 5349183A JP H0474893 B2 JPH0474893 B2 JP H0474893B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- gate
- josephson
- timing
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/38—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of superconductive devices
Landscapes
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58053491A JPS59181718A (ja) | 1983-03-31 | 1983-03-31 | ジヨセフソン回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58053491A JPS59181718A (ja) | 1983-03-31 | 1983-03-31 | ジヨセフソン回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59181718A JPS59181718A (ja) | 1984-10-16 |
JPH0474893B2 true JPH0474893B2 (enrdf_load_stackoverflow) | 1992-11-27 |
Family
ID=12944307
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58053491A Granted JPS59181718A (ja) | 1983-03-31 | 1983-03-31 | ジヨセフソン回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59181718A (enrdf_load_stackoverflow) |
-
1983
- 1983-03-31 JP JP58053491A patent/JPS59181718A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59181718A (ja) | 1984-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5204555A (en) | Logic array having high frequency internal clocking | |
KR100512935B1 (ko) | 내부 클럭신호 발생회로 및 방법 | |
US7199634B2 (en) | Duty cycle correction circuits suitable for use in delay-locked loops and methods of correcting duty cycles of periodic signals | |
US6975145B1 (en) | Glitchless dynamic multiplexer with synchronous and asynchronous controls | |
US5619170A (en) | PLL timing generator with voltage controlled oscillator | |
KR100230120B1 (ko) | 동기식 반도체 메모리 | |
TW202029640A (zh) | 二倍頻裝置及方法 | |
JPH11168359A (ja) | 高速クロックイネーブルラッチ回路 | |
JPH0519914A (ja) | 半導体装置の内部降圧回路 | |
JPH10327055A (ja) | 遅延ロックド回路 | |
US5072132A (en) | Vsli latch system and sliver pulse generator with high correlation factor | |
US5625311A (en) | System clock generating circuit having a power saving mode capable of maintaining a satisfactory processing speed | |
JPH05211413A (ja) | 位相比較回路 | |
JPH0474893B2 (enrdf_load_stackoverflow) | ||
JP2831788B2 (ja) | フリップフロップ回路 | |
EP0328841B1 (en) | Asymmetrical delay generator for a clock chopper | |
JPH01101026A (ja) | 多相ロック発生器及びこれに使用する位相セル | |
JPH0159771B2 (enrdf_load_stackoverflow) | ||
JPH06132807A (ja) | 出力バッファ能力制御回路 | |
EP4507196A2 (en) | Quadrature phase shifted clock generation with duty cycle correction | |
JP3080038B2 (ja) | 半導体集積回路 | |
KR0131164B1 (ko) | 주/종속 플립-플롭 | |
JPS59185093A (ja) | 超電導シフトレジスタ回路 | |
JP2644556B2 (ja) | 外部制御分周器 | |
JPH05110266A (ja) | ドライバ回路 |