JPH0467717B2 - - Google Patents
Info
- Publication number
- JPH0467717B2 JPH0467717B2 JP59246814A JP24681484A JPH0467717B2 JP H0467717 B2 JPH0467717 B2 JP H0467717B2 JP 59246814 A JP59246814 A JP 59246814A JP 24681484 A JP24681484 A JP 24681484A JP H0467717 B2 JPH0467717 B2 JP H0467717B2
- Authority
- JP
- Japan
- Prior art keywords
- word
- block
- selection
- lines
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 15
- 239000004065 semiconductor Substances 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59246814A JPS61126689A (ja) | 1984-11-21 | 1984-11-21 | 半導体記憶装置 |
US06/798,785 US4758993A (en) | 1984-11-19 | 1985-11-18 | Random access memory device formed on a semiconductor substrate having an array of memory cells divided into sub-arrays |
EP85114695A EP0182353B1 (de) | 1984-11-19 | 1985-11-19 | Auf einem Halbleitersubstrat formierter RAM, mit einer in Submatrizen unterteilten Speichermatrix |
DE8585114695T DE3585773D1 (de) | 1984-11-19 | 1985-11-19 | Auf einem halbleitersubstrat formierter ram, mit einer in submatrizen unterteilten speichermatrix. |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59246814A JPS61126689A (ja) | 1984-11-21 | 1984-11-21 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61126689A JPS61126689A (ja) | 1986-06-14 |
JPH0467717B2 true JPH0467717B2 (de) | 1992-10-29 |
Family
ID=17154081
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59246814A Granted JPS61126689A (ja) | 1984-11-19 | 1984-11-21 | 半導体記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61126689A (de) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0754626B2 (ja) * | 1986-10-31 | 1995-06-07 | 日本電気株式会社 | 半導体記憶装置 |
JPS63133397A (ja) * | 1986-11-25 | 1988-06-06 | Nec Corp | 半導体集積化メモリ |
JPH0758589B2 (ja) * | 1987-04-03 | 1995-06-21 | 三菱電機株式会社 | 半導体記憶装置 |
JPH07109701B2 (ja) * | 1987-11-30 | 1995-11-22 | 株式会社東芝 | キャッシュメモリ |
JP2626030B2 (ja) * | 1989-02-27 | 1997-07-02 | 日本電気株式会社 | 半導体記憶装置 |
JPH04106783A (ja) * | 1990-08-28 | 1992-04-08 | Sharp Corp | ダイナミック型半導体記憶装置 |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58114385A (ja) * | 1981-12-26 | 1983-07-07 | Fujitsu Ltd | 半導体記憶装置のデコ−ダ回路 |
JPS58211393A (ja) * | 1982-06-02 | 1983-12-08 | Mitsubishi Electric Corp | 半導体メモリ装置 |
JPS58212696A (ja) * | 1982-06-03 | 1983-12-10 | Mitsubishi Electric Corp | 半導体メモリ装置 |
JPS5930294A (ja) * | 1982-08-11 | 1984-02-17 | Toshiba Corp | 半導体記憶装置 |
JPS5965468A (ja) * | 1982-10-06 | 1984-04-13 | Mitsubishi Electric Corp | 半導体メモリ装置 |
JPS5972698A (ja) * | 1982-10-18 | 1984-04-24 | Mitsubishi Electric Corp | 半導体メモリ装置 |
JPS5972699A (ja) * | 1982-10-18 | 1984-04-24 | Mitsubishi Electric Corp | 半導体メモリ装置 |
JPS5972695A (ja) * | 1982-10-18 | 1984-04-24 | Mitsubishi Electric Corp | 半導体メモリ装置 |
JPS5975488A (ja) * | 1982-10-20 | 1984-04-28 | Mitsubishi Electric Corp | 半導体メモリ装置 |
-
1984
- 1984-11-21 JP JP59246814A patent/JPS61126689A/ja active Granted
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58114385A (ja) * | 1981-12-26 | 1983-07-07 | Fujitsu Ltd | 半導体記憶装置のデコ−ダ回路 |
JPS58211393A (ja) * | 1982-06-02 | 1983-12-08 | Mitsubishi Electric Corp | 半導体メモリ装置 |
JPS58212696A (ja) * | 1982-06-03 | 1983-12-10 | Mitsubishi Electric Corp | 半導体メモリ装置 |
JPS5930294A (ja) * | 1982-08-11 | 1984-02-17 | Toshiba Corp | 半導体記憶装置 |
JPS5965468A (ja) * | 1982-10-06 | 1984-04-13 | Mitsubishi Electric Corp | 半導体メモリ装置 |
JPS5972698A (ja) * | 1982-10-18 | 1984-04-24 | Mitsubishi Electric Corp | 半導体メモリ装置 |
JPS5972699A (ja) * | 1982-10-18 | 1984-04-24 | Mitsubishi Electric Corp | 半導体メモリ装置 |
JPS5972695A (ja) * | 1982-10-18 | 1984-04-24 | Mitsubishi Electric Corp | 半導体メモリ装置 |
JPS5975488A (ja) * | 1982-10-20 | 1984-04-28 | Mitsubishi Electric Corp | 半導体メモリ装置 |
Also Published As
Publication number | Publication date |
---|---|
JPS61126689A (ja) | 1986-06-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4758993A (en) | Random access memory device formed on a semiconductor substrate having an array of memory cells divided into sub-arrays | |
US6445638B1 (en) | Folded-bitline dual-port DRAM architecture system | |
US6418063B1 (en) | Memory architecture and systems and methods using the same | |
US6233193B1 (en) | Dynamic random access memory system with a static random access memory interface and methods for using the same | |
JP3223964B2 (ja) | 半導体記憶装置 | |
KR100316713B1 (ko) | 반도체 메모리 장치 및 이에 적합한 구동신호 발생기 | |
JPH08129882A (ja) | 半導体記憶装置 | |
US6894941B2 (en) | RAM having dynamically switchable access modes | |
JP3721035B2 (ja) | カラム多重化を伴う連想記憶装置アーキテクチャ | |
JPH0632217B2 (ja) | 半導体記憶装置 | |
EP1328942B1 (de) | Verfahren und system zum verbergen des auffrischens in einem dynamischen direktzugriffsspeicher | |
JPH05159567A (ja) | デュアルポートメモリ | |
US7350018B2 (en) | Method and system for using dynamic random access memory as cache memory | |
US6055202A (en) | Multi-bank architecture for a wide I/O DRAM | |
US6510094B2 (en) | Method and apparatus for refreshing semiconductor memory | |
US4578780A (en) | Dual port type semiconductor memory | |
US6023428A (en) | Integrated circuit device having a memory array with segmented bit lines and method of operation | |
JP3913451B2 (ja) | 半導体記憶装置 | |
US20180102160A1 (en) | DDR Controller for Thyristor Memory Cell Arrays | |
JPH0467717B2 (de) | ||
US6330202B1 (en) | Semiconductor memory device having write data line | |
JP2845187B2 (ja) | 半導体記憶装置 | |
KR100482380B1 (ko) | 메모리 뱅크별 기입 동작의 수행이 가능한 에스램 호환 메모리 및 그 구동방법 | |
JPH01300496A (ja) | 半導体メモリ装置 | |
WO2022108752A1 (en) | Apparatuses and methods for faster memory access regions |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |