JPH0463576B2 - - Google Patents

Info

Publication number
JPH0463576B2
JPH0463576B2 JP8119882A JP8119882A JPH0463576B2 JP H0463576 B2 JPH0463576 B2 JP H0463576B2 JP 8119882 A JP8119882 A JP 8119882A JP 8119882 A JP8119882 A JP 8119882A JP H0463576 B2 JPH0463576 B2 JP H0463576B2
Authority
JP
Japan
Prior art keywords
tap
tap coefficient
signal
coefficient
automatic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP8119882A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58197927A (ja
Inventor
Toshitaka Tsuda
Kazuo Yamaguchi
Takafumi Nakajo
Setsu Fukuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP8119882A priority Critical patent/JPS58197927A/ja
Publication of JPS58197927A publication Critical patent/JPS58197927A/ja
Publication of JPH0463576B2 publication Critical patent/JPH0463576B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H04L25/03038—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a non-recursive structure

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
JP8119882A 1982-05-14 1982-05-14 自動等化終了判定方式 Granted JPS58197927A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8119882A JPS58197927A (ja) 1982-05-14 1982-05-14 自動等化終了判定方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8119882A JPS58197927A (ja) 1982-05-14 1982-05-14 自動等化終了判定方式

Publications (2)

Publication Number Publication Date
JPS58197927A JPS58197927A (ja) 1983-11-17
JPH0463576B2 true JPH0463576B2 (enrdf_load_stackoverflow) 1992-10-12

Family

ID=13739772

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8119882A Granted JPS58197927A (ja) 1982-05-14 1982-05-14 自動等化終了判定方式

Country Status (1)

Country Link
JP (1) JPS58197927A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59160335A (ja) * 1983-03-03 1984-09-11 Oki Electric Ind Co Ltd ブリツジドタツプ等化器の収束判定方式

Also Published As

Publication number Publication date
JPS58197927A (ja) 1983-11-17

Similar Documents

Publication Publication Date Title
CA1238955A (en) Adaptive timing circuit
US5001374A (en) Digital filter for removing short duration noise
JPH0459819B2 (enrdf_load_stackoverflow)
EP0614281A2 (en) Digital high speed algorithmic data recovery method and apparatus
JPS59112747A (ja) ２進デ−タ受信機
US4667338A (en) Noise elimination circuit for eliminating noise signals from binary data
US4682343A (en) Processing circuit with asymmetry corrector and convolutional encoder for digital data
CA1225704A (en) Dynamic digital equalizer
WO1988005236A1 (en) High speed data-clock synchronization processor
JPH0463576B2 (enrdf_load_stackoverflow)
AU616217B2 (en) Two-stage synchronizer
US3875333A (en) Method of eliminating errors of discrimination due to intersymbol interference and a device for using the method
EP0093614B1 (en) Frequency-encoding circuit for reducing distortion
US4584696A (en) Transmission response measurement
CN114696835A (zh) 一种曼彻斯特编码信号位同步方法、装置及存储介质
US3978283A (en) Switching arrangement for receiving dc signals
CN107809224B (zh) 干扰脉冲过滤方法
JPH0314259B2 (enrdf_load_stackoverflow)
JPS5913450A (ja) 直列デ−タ伝送方式
TWI749384B (zh) 資料處理裝置與方法
JPH0216622B2 (enrdf_load_stackoverflow)
JPH024535Y2 (enrdf_load_stackoverflow)
JP2646756B2 (ja) 通信方法
JPH0129877Y2 (enrdf_load_stackoverflow)
JP2696812B2 (ja) クロックパルス再生装置