JPH0462499B2 - - Google Patents

Info

Publication number
JPH0462499B2
JPH0462499B2 JP60014061A JP1406185A JPH0462499B2 JP H0462499 B2 JPH0462499 B2 JP H0462499B2 JP 60014061 A JP60014061 A JP 60014061A JP 1406185 A JP1406185 A JP 1406185A JP H0462499 B2 JPH0462499 B2 JP H0462499B2
Authority
JP
Japan
Prior art keywords
transistor
control signal
circuit
transistors
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60014061A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61173519A (ja
Inventor
Munehiro Uratani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP60014061A priority Critical patent/JPS61173519A/ja
Publication of JPS61173519A publication Critical patent/JPS61173519A/ja
Publication of JPH0462499B2 publication Critical patent/JPH0462499B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/09425—Multistate logic
    • H03K19/09429—Multistate logic one of the states being the high impedance or floating state

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
JP60014061A 1985-01-28 1985-01-28 出力回路 Granted JPS61173519A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60014061A JPS61173519A (ja) 1985-01-28 1985-01-28 出力回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60014061A JPS61173519A (ja) 1985-01-28 1985-01-28 出力回路

Publications (2)

Publication Number Publication Date
JPS61173519A JPS61173519A (ja) 1986-08-05
JPH0462499B2 true JPH0462499B2 (de) 1992-10-06

Family

ID=11850571

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60014061A Granted JPS61173519A (ja) 1985-01-28 1985-01-28 出力回路

Country Status (1)

Country Link
JP (1) JPS61173519A (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0821845B2 (ja) * 1986-09-24 1996-03-04 日本電気アイシーマイコンシステム株式会社 ３−ステ−ト回路
JPH03230618A (ja) * 1990-02-05 1991-10-14 Nec Corp 出力バッファ回路
JP6745129B2 (ja) * 2016-03-31 2020-08-26 ザインエレクトロニクス株式会社 信号多重化装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5376719A (en) * 1976-12-20 1978-07-07 Fujitsu Ltd Output buffer circuit with tri-state control

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5376719A (en) * 1976-12-20 1978-07-07 Fujitsu Ltd Output buffer circuit with tri-state control

Also Published As

Publication number Publication date
JPS61173519A (ja) 1986-08-05

Similar Documents

Publication Publication Date Title
EP0432790B1 (de) Ausgangsdatenpufferschaltung für integrierte Halbleiterschaltung
JP2909990B2 (ja) Ｃｍｏｓ回路
US5224065A (en) Arithmetic operation unit having bit inversion function
EP0270219A2 (de) Paralleles EXKLUSIV-OR- und EXKLUSIV-NOR-Gatter mit reduziertem Schaltaufwand
JPH0462499B2 (de)
JPH03223918A (ja) 出力回路
US8135768B2 (en) Adder with reduced capacitance
WO2002029972A2 (en) Buffers with reduced voltage input/output signals
US5880606A (en) Programmable driver circuit for multi-source buses
US5982198A (en) Free inverter circuit
JP3402947B2 (ja) アドレスデコーダ
JP4173608B2 (ja) 入出力制御回路およびマイクロコンピュータ
US6223199B1 (en) Method and apparatus for an N-NARY HPG gate
US6385631B1 (en) Priority encoder
JP2735268B2 (ja) Ｌｓｉの出力バッファ
JP3143022B2 (ja) Ｊ−ｋフリップフロップ回路
JP3119601B2 (ja) 出力バッファ
JPH0237833A (ja) 出力回路
JPS62142417A (ja) 論理回路
JPH06104732A (ja) Ｉｃの出力回路
JP2743670B2 (ja) 論理回路
JP2934265B2 (ja) 相補型ｍｏｓ出力回路
JPH0127612B2 (de)
JPH08297989A (ja) シングルポートレジスタ
JPH03283815A (ja) 出力バッファ回路