JPH0460252B2 - - Google Patents

Info

Publication number
JPH0460252B2
JPH0460252B2 JP60216687A JP21668785A JPH0460252B2 JP H0460252 B2 JPH0460252 B2 JP H0460252B2 JP 60216687 A JP60216687 A JP 60216687A JP 21668785 A JP21668785 A JP 21668785A JP H0460252 B2 JPH0460252 B2 JP H0460252B2
Authority
JP
Japan
Prior art keywords
carry
signal
gate
supplied
signal line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60216687A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6275840A (ja
Inventor
Kenji Sakagami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Toshiba Electronic Device Solutions Corp
Original Assignee
Toshiba Corp
Toshiba Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Toshiba Microelectronics Corp filed Critical Toshiba Corp
Priority to JP21668785A priority Critical patent/JPS6275840A/ja
Publication of JPS6275840A publication Critical patent/JPS6275840A/ja
Publication of JPH0460252B2 publication Critical patent/JPH0460252B2/ja
Granted legal-status Critical Current

Links

JP21668785A 1985-09-30 1985-09-30 桁上げ選択加算器 Granted JPS6275840A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21668785A JPS6275840A (ja) 1985-09-30 1985-09-30 桁上げ選択加算器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21668785A JPS6275840A (ja) 1985-09-30 1985-09-30 桁上げ選択加算器

Publications (2)

Publication Number Publication Date
JPS6275840A JPS6275840A (ja) 1987-04-07
JPH0460252B2 true JPH0460252B2 (enrdf_load_stackoverflow) 1992-09-25

Family

ID=16692348

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21668785A Granted JPS6275840A (ja) 1985-09-30 1985-09-30 桁上げ選択加算器

Country Status (1)

Country Link
JP (1) JPS6275840A (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5047976A (en) * 1988-03-25 1991-09-10 Fujitsu Limited Logic circuit having carry select adders
JPH02183328A (ja) * 1989-01-09 1990-07-17 Matsushita Electric Ind Co Ltd デジタル信号処理装置
US4982357A (en) * 1989-04-28 1991-01-01 International Business Machines Corporation Plural dummy select chain logic synthesis network
WO1991000568A1 (en) * 1989-06-23 1991-01-10 Vlsi Technology, Inc. Conditional-sum carry structure compiler

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56147236A (en) * 1980-04-17 1981-11-16 Toshiba Corp Adding circuit
GB2130771B (en) * 1982-08-23 1986-02-12 Hewlett Packard Co Incrementer for operating on n-digit operands

Also Published As

Publication number Publication date
JPS6275840A (ja) 1987-04-07

Similar Documents

Publication Publication Date Title
US5151875A (en) MOS array multiplier cell
JP2866606B2 (ja) 命令実行順の回転式優先順位選択回路
JP2879070B2 (ja) プログラム可能論理ユニット及び信号プロセッサ
US6260055B1 (en) Data split parallel shifter and parallel adder/subtractor
JPH0479013B2 (enrdf_load_stackoverflow)
US4471454A (en) Fast, efficient, small adder
US6285300B1 (en) Apparatus and method for reducing power and noise through reduced switching recording in logic devices
US4730266A (en) Logic full adder circuit
US8429213B2 (en) Method of forcing 1's and inverting sum in an adder without incurring timing delay
JPS595349A (ja) 加算器
EP0270219A2 (en) Reduced parallel EXCLUSIVE OR and EXCLUSIVE NOR gate
JPH0548488B2 (enrdf_load_stackoverflow)
US4229803A (en) I2 L Full adder and ALU
US5027311A (en) Carry select multiplexer
JPH0460252B2 (enrdf_load_stackoverflow)
US4931981A (en) Multi-place ripple-carry adder
CN100541417C (zh) 逐位进位加法器
US7349938B2 (en) Arithmetic circuit with balanced logic levels for low-power operation
JPH0727455B2 (ja) 論理合成ネツトワーク
US4989174A (en) Fast gate and adder for microprocessor ALU
JPH04251330A (ja) 並列加算器
JP3351672B2 (ja) 加算器
US4805130A (en) Arithmetic and logic circuit stage
JPH0473173B2 (enrdf_load_stackoverflow)
JP3137629B2 (ja) 桁上げ‐セーブ算術演算機構に対する加算器セル

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term