JPH0459782B2 - - Google Patents

Info

Publication number
JPH0459782B2
JPH0459782B2 JP57193411A JP19341182A JPH0459782B2 JP H0459782 B2 JPH0459782 B2 JP H0459782B2 JP 57193411 A JP57193411 A JP 57193411A JP 19341182 A JP19341182 A JP 19341182A JP H0459782 B2 JPH0459782 B2 JP H0459782B2
Authority
JP
Japan
Prior art keywords
well
layer
semiconductor layer
conductivity type
high concentration
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57193411A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5984461A (ja
Inventor
Masaaki Aoki
Tatsu Toyabe
Takeshi Komorya
Toshio Sasaki
Osamu Minato
Toshiaki Masuhara
Shoji Hanamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57193411A priority Critical patent/JPS5984461A/ja
Publication of JPS5984461A publication Critical patent/JPS5984461A/ja
Publication of JPH0459782B2 publication Critical patent/JPH0459782B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B10/00—Static random access memory [SRAM] devices

Landscapes

  • Semiconductor Memories (AREA)
JP57193411A 1982-11-05 1982-11-05 半導体装置 Granted JPS5984461A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57193411A JPS5984461A (ja) 1982-11-05 1982-11-05 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57193411A JPS5984461A (ja) 1982-11-05 1982-11-05 半導体装置

Publications (2)

Publication Number Publication Date
JPS5984461A JPS5984461A (ja) 1984-05-16
JPH0459782B2 true JPH0459782B2 (enrdf_load_html_response) 1992-09-24

Family

ID=16307508

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57193411A Granted JPS5984461A (ja) 1982-11-05 1982-11-05 半導体装置

Country Status (1)

Country Link
JP (1) JPS5984461A (enrdf_load_html_response)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6286755A (ja) * 1985-10-11 1987-04-21 Mitsubishi Electric Corp 半導体メモリ
JP2702909B2 (ja) * 1986-04-23 1998-01-26 株式会社日立製作所 半導体集積回路装置
JP2002353413A (ja) * 2001-05-28 2002-12-06 Mitsubishi Electric Corp 半導体記憶装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5310984A (en) * 1976-07-17 1978-01-31 Mitsubishi Electric Corp Complementary type mos integrated circuit
JPS5389681A (en) * 1977-01-19 1978-08-07 Hitachi Ltd Mis type semiconductor device
JPS5764962A (en) * 1980-10-09 1982-04-20 Matsushita Electric Ind Co Ltd Semiconductor integrated circuit device and its manufacture

Also Published As

Publication number Publication date
JPS5984461A (ja) 1984-05-16

Similar Documents

Publication Publication Date Title
JP2851753B2 (ja) 半導体装置およびその製造方法
US6500705B2 (en) Semiconductor memory device and method of manufacturing the same
KR940009357B1 (ko) 반도체 장치 및 그 제조방법
JPH0628298B2 (ja) Ｃｍｏｓ ｆｅｔ及びその製造方法
US4603471A (en) Method for making a CMOS circuit having a reduced tendency to latch by controlling the band-gap of source and drain regions
US20020038885A1 (en) Semiconductor device having a double-well structure and method for manufacturing the same
JP3400891B2 (ja) 半導体記憶装置およびその製造方法
JPH0434968A (ja) 相補型電界効果トランジスタおよびその製造方法
US5950079A (en) Semiconductor processing methods of forming complementary metal oxide semiconductor memory and other circuitry
US5242850A (en) Method of manufacturing a semiconductor memory device having reduced parasitically doped layers
EP0091256B1 (en) Cmos device
US6461921B1 (en) Semiconductor device having channel stopper portions integrally formed as part of a well
US20010013610A1 (en) Vertical bipolar transistor based on gate induced drain leakage current
JP2001284540A (ja) 半導体装置およびその製造方法
JPH0459782B2 (enrdf_load_html_response)
US5077226A (en) Manufacturing method for BiCMOS devices
JPH05283626A (ja) 半導体集積回路装置
JP3369862B2 (ja) 半導体装置の製造方法
JP2682411B2 (ja) 半導体記憶装置
JP4542736B2 (ja) 半導体装置
JP2947816B2 (ja) 半導体装置の製造方法
JP2000183306A (ja) 半導体記憶装置
JPH1168124A (ja) 半導体装置及びその製造方法
JPH04234161A (ja) ダブルド―プされたチャネルストップ層を有する半導体装置およびその製造方法
JPH0778984A (ja) 半導体装置及びその製造方法