JPH0458757U - - Google Patents
Info
- Publication number
- JPH0458757U JPH0458757U JP10170190U JP10170190U JPH0458757U JP H0458757 U JPH0458757 U JP H0458757U JP 10170190 U JP10170190 U JP 10170190U JP 10170190 U JP10170190 U JP 10170190U JP H0458757 U JPH0458757 U JP H0458757U
- Authority
- JP
- Japan
- Prior art keywords
- operand
- exponent part
- input
- inverting
- floating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
- 238000010606 normalization Methods 0.000 description 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10170190U JPH0458757U (cs) | 1990-09-27 | 1990-09-27 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10170190U JPH0458757U (cs) | 1990-09-27 | 1990-09-27 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0458757U true JPH0458757U (cs) | 1992-05-20 |
Family
ID=31845388
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10170190U Pending JPH0458757U (cs) | 1990-09-27 | 1990-09-27 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0458757U (cs) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6319894A (ja) * | 1986-07-14 | 1988-01-27 | 山崎 忠義 | プリント基板写真焼付方法 |
-
1990
- 1990-09-27 JP JP10170190U patent/JPH0458757U/ja active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6319894A (ja) * | 1986-07-14 | 1988-01-27 | 山崎 忠義 | プリント基板写真焼付方法 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4477279B2 (ja) | 結合された積和演算器を備えたデジタル信号プロセッサ | |
| EP3447634B1 (en) | Non-linear function computing device and method | |
| JP5640081B2 (ja) | 飽和を伴う整数乗算および乗算加算演算 | |
| JPH02196328A (ja) | 浮動小数点演算装置 | |
| JP2012528391A5 (cs) | ||
| JPS59117637A (ja) | 浮動小数点乗算装置 | |
| JP2511527B2 (ja) | 浮動小数点演算器 | |
| JPH0458757U (cs) | ||
| US6202078B1 (en) | Arithmetic circuit using a booth algorithm | |
| TWI258698B (en) | Static floating-point processor suitable for embedded digital signal processing and shift control method thereof | |
| JPH04172526A (ja) | 浮動小数点除算器 | |
| JP3336986B2 (ja) | 信号処理プロセッサ及びそれに用いる丸め機能付き積和演算器 | |
| JPH0397736U (cs) | ||
| JP3462670B2 (ja) | 演算実行方法及び演算装置 | |
| JPS5938849A (ja) | 演算回路 | |
| JPH0397735U (cs) | ||
| Mathur et al. | A 16 Bit Arithmetic Logic Unit with Fast Computing Techniques | |
| JPS6194144A (ja) | 浮動小数点加算回路 | |
| SU572785A1 (ru) | Суммирующее устройство дл сложени двух -разр дных чисел | |
| JP2629736B2 (ja) | 積和演算回路 | |
| JPH04160533A (ja) | マイクロ・プロセッサ | |
| JPH10333886A (ja) | 浮動小数点の乗算回路 | |
| KUMAR et al. | DESIGN AND SIMULATION OF A HIGH SPEED DOUBLE PRECISION FLOATING POINT UNIT USING VERILOG | |
| JPS6359170B2 (cs) | ||
| JPH0695848A (ja) | 加算器及びこれを用いたマイクロプロセッサ |