JPH0454522Y2 - - Google Patents
Info
- Publication number
- JPH0454522Y2 JPH0454522Y2 JP4131887U JP4131887U JPH0454522Y2 JP H0454522 Y2 JPH0454522 Y2 JP H0454522Y2 JP 4131887 U JP4131887 U JP 4131887U JP 4131887 U JP4131887 U JP 4131887U JP H0454522 Y2 JPH0454522 Y2 JP H0454522Y2
- Authority
- JP
- Japan
- Prior art keywords
- arithmetic processing
- signal
- output
- memory
- access
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 102100036409 Activated CDC42 kinase 1 Human genes 0.000 description 5
- 101000928956 Homo sapiens Activated CDC42 kinase 1 Proteins 0.000 description 5
- 101100288236 Arabidopsis thaliana KRP4 gene Proteins 0.000 description 4
- 101100433979 Bos taurus TNK2 gene Proteins 0.000 description 4
- 101100385394 Zea mays ACK2 gene Proteins 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 2
- 208000033748 Device issues Diseases 0.000 description 1
- 101100520505 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) PMU1 gene Proteins 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4131887U JPH0454522Y2 (sv) | 1987-03-20 | 1987-03-20 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4131887U JPH0454522Y2 (sv) | 1987-03-20 | 1987-03-20 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63151054U JPS63151054U (sv) | 1988-10-04 |
| JPH0454522Y2 true JPH0454522Y2 (sv) | 1992-12-21 |
Family
ID=30856204
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4131887U Expired JPH0454522Y2 (sv) | 1987-03-20 | 1987-03-20 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0454522Y2 (sv) |
-
1987
- 1987-03-20 JP JP4131887U patent/JPH0454522Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63151054U (sv) | 1988-10-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01147647A (ja) | データ処理装置 | |
| JPS6411981B2 (sv) | ||
| JPH0454522Y2 (sv) | ||
| JPS6024980B2 (ja) | マイクロコンピユ−タ | |
| JPS6137084Y2 (sv) | ||
| JPH02103654A (ja) | 演算制御装置の入出力装置 | |
| JPS6130300B2 (sv) | ||
| JP3048762B2 (ja) | 半導体集積回路装置 | |
| JP2634609B2 (ja) | データ転送装置 | |
| JPH0248916Y2 (sv) | ||
| JPH01147648A (ja) | データ記憶装置 | |
| JP2000132451A (ja) | メモリ制御回路 | |
| JPH01239664A (ja) | コモンメモリ調停装置 | |
| JPS6127785B2 (sv) | ||
| JPS60169969A (ja) | マルチプロセツサシステム | |
| JP2619124B2 (ja) | パイプラインアクセスメモリ | |
| JPH07121429A (ja) | デュアルポートメモリ回路 | |
| JPS5926415Y2 (ja) | ディジタルインタ−フエイス回路 | |
| JPS6214866B2 (sv) | ||
| JPS61267852A (ja) | デ−タ・バス変換方式 | |
| JPH0756860A (ja) | マルチｃｐｕシステム | |
| JPH05135188A (ja) | マイクロコンピユータ | |
| KR19990040389A (ko) | 버스 장치 | |
| JPH0120453B2 (sv) | ||
| JPS6197759A (ja) | メモリ制御方式 |