JPH044612B2 - - Google Patents

Info

Publication number
JPH044612B2
JPH044612B2 JP58022146A JP2214683A JPH044612B2 JP H044612 B2 JPH044612 B2 JP H044612B2 JP 58022146 A JP58022146 A JP 58022146A JP 2214683 A JP2214683 A JP 2214683A JP H044612 B2 JPH044612 B2 JP H044612B2
Authority
JP
Japan
Prior art keywords
multiplier
bits
bit
output
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58022146A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59149540A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP2214683A priority Critical patent/JPS59149540A/ja
Publication of JPS59149540A publication Critical patent/JPS59149540A/ja
Publication of JPH044612B2 publication Critical patent/JPH044612B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G06F7/5324—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel partitioned, i.e. using repetitively a smaller parallel parallel multiplier or using an array of such smaller multipliers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3828—Multigauge devices, i.e. capable of handling packed numbers without unpacking them

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
JP2214683A 1983-02-15 1983-02-15 分割型乗算器 Granted JPS59149540A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2214683A JPS59149540A (ja) 1983-02-15 1983-02-15 分割型乗算器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2214683A JPS59149540A (ja) 1983-02-15 1983-02-15 分割型乗算器

Publications (2)

Publication Number Publication Date
JPS59149540A JPS59149540A (ja) 1984-08-27
JPH044612B2 true JPH044612B2 (enrdf_load_stackoverflow) 1992-01-28

Family

ID=12074720

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2214683A Granted JPS59149540A (ja) 1983-02-15 1983-02-15 分割型乗算器

Country Status (1)

Country Link
JP (1) JPS59149540A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62229440A (ja) * 1986-03-31 1987-10-08 Toshiba Corp 配列乗算器
JP3139466B2 (ja) 1998-08-28 2001-02-26 日本電気株式会社 乗算器及び積和演算器

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4130878A (en) * 1978-04-03 1978-12-19 Motorola, Inc. Expandable 4 × 8 array multiplier

Also Published As

Publication number Publication date
JPS59149540A (ja) 1984-08-27

Similar Documents

Publication Publication Date Title
US3757306A (en) Computing systems cpu
US4754421A (en) Multiple precision multiplication device
US3993891A (en) High speed parallel digital adder employing conditional and look-ahead approaches
US4153938A (en) High speed combinatorial digital multiplier
US4130878A (en) Expandable 4 × 8 array multiplier
US4354249A (en) Processing unit for multiplying two mathematical quantities including at least one complex multiplier
EP0576262A2 (en) Apparatus for multiplying integers of many figures
US6301600B1 (en) Method and apparatus for dynamic partitionable saturating adder/subtractor
JPS61502288A (ja) Ｘ×ｙビット・アレ−掛け算器／アキュムレ−タ回路
CN1020170C (zh) 高速数字处理器
US4490805A (en) High speed multiply accumulate processor
JPS62157943A (ja) ３つのバイナリ・ワ−ドを加算する回路
US4839848A (en) Fast multiplier circuit incorporating parallel arrays of two-bit and three-bit adders
US3973243A (en) Digital image processor
JPH044612B2 (enrdf_load_stackoverflow)
EP0344226B1 (en) High-speed digital adding system
US5283755A (en) Multiplier employing carry select or carry look-ahead adders in hierarchical tree configuration
WO1994012928A1 (en) Enhanced fast multiplier
US5327368A (en) Chunky binary multiplier and method of operation
US4879675A (en) Parity generator circuit and method
JP3227538B2 (ja) ２進整数乗算器
US4223391A (en) Parallel access alignment network with barrel switch implementation for d-ordered vector elements
JPS6355627A (ja) 半導体論理演算装置
US5617345A (en) Logical operation circuit and device having the same
JPS60129853A (ja) アドレス発生装置