JPH0444967B2 - - Google Patents

Info

Publication number
JPH0444967B2
JPH0444967B2 JP60151984A JP15198485A JPH0444967B2 JP H0444967 B2 JPH0444967 B2 JP H0444967B2 JP 60151984 A JP60151984 A JP 60151984A JP 15198485 A JP15198485 A JP 15198485A JP H0444967 B2 JPH0444967 B2 JP H0444967B2
Authority
JP
Japan
Prior art keywords
data transmission
data
output
stage
transmission device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60151984A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6210729A (ja
Inventor
Hironori Terada
Katsuhiko Asada
Hiroaki Nishikawa
Kenji Shima
Nobufumi Komori
Soichi Myata
Satoshi Matsumoto
Hajime Asano
Masahisa Shimizu
Hiroki Miura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Consejo Superior de Investigaciones Cientificas CSIC
Mitsubishi Electric Corp
Sanyo Denki Co Ltd
Panasonic Holdings Corp
Original Assignee
Consejo Superior de Investigaciones Cientificas CSIC
Mitsubishi Electric Corp
Sanyo Denki Co Ltd
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Consejo Superior de Investigaciones Cientificas CSIC, Mitsubishi Electric Corp, Sanyo Denki Co Ltd, Matsushita Electric Industrial Co Ltd filed Critical Consejo Superior de Investigaciones Cientificas CSIC
Priority to JP15198485A priority Critical patent/JPS6210729A/ja
Publication of JPS6210729A publication Critical patent/JPS6210729A/ja
Priority to US07/432,355 priority patent/US4972445A/en
Publication of JPH0444967B2 publication Critical patent/JPH0444967B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Information Transfer Systems (AREA)
JP15198485A 1985-07-09 1985-07-09 デ−タ伝送装置 Granted JPS6210729A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP15198485A JPS6210729A (ja) 1985-07-09 1985-07-09 デ−タ伝送装置
US07/432,355 US4972445A (en) 1985-07-09 1989-11-06 Data transmission apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15198485A JPS6210729A (ja) 1985-07-09 1985-07-09 デ−タ伝送装置

Publications (2)

Publication Number Publication Date
JPS6210729A JPS6210729A (ja) 1987-01-19
JPH0444967B2 true JPH0444967B2 (enrdf_load_html_response) 1992-07-23

Family

ID=15530517

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15198485A Granted JPS6210729A (ja) 1985-07-09 1985-07-09 デ−タ伝送装置

Country Status (1)

Country Link
JP (1) JPS6210729A (enrdf_load_html_response)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2700956B2 (ja) * 1991-01-18 1998-01-21 シャープ株式会社 データ伝送装置
JP3488812B2 (ja) 1997-08-28 2004-01-19 シャープ株式会社 データ伝送路

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5916351B2 (ja) * 1975-10-15 1984-04-14 株式会社東芝 情報制御装置
NL7713706A (nl) * 1977-12-12 1979-06-14 Philips Nv Informatiebuffergeheugen van het "eerst-in, eerst-uit" type met een variabele ingang en een variabele uitgang.
JPS5539965A (en) * 1978-09-12 1980-03-21 Nec Corp Data buffer circuit

Also Published As

Publication number Publication date
JPS6210729A (ja) 1987-01-19

Similar Documents

Publication Publication Date Title
US5386585A (en) Self-timed data pipeline apparatus using asynchronous stages having toggle flip-flops
JPH0444967B2 (enrdf_load_html_response)
JPH0424737B2 (enrdf_load_html_response)
JP2001159970A (ja) 装置間結合装置
US5912859A (en) Method for the resetting of a shift register and associated register
US5557581A (en) Logic and memory circuit with reduced input-to-output signal propagation delay
JP2623889B2 (ja) Ｄフリップフロップ回路
JPH0527899B2 (enrdf_load_html_response)
JP2583501B2 (ja) デ−タ伝送回路
JPH0444968B2 (enrdf_load_html_response)
US6580303B1 (en) Datapath control circuit with adjustable delay elements
JPH0426509B2 (enrdf_load_html_response)
JPH0424736B2 (enrdf_load_html_response)
JPH0424735B2 (enrdf_load_html_response)
JPH08279298A (ja) 正逆シフトレジスタおよびその駆動方法
JPH0535458B2 (enrdf_load_html_response)
JPH1185306A (ja) クロック切換え回路
JPS629449A (ja) デ−タ伝送装置
JPS6210754A (ja) デ−タ伝送装置
JPH0421899B2 (enrdf_load_html_response)
WO2011061099A1 (en) Reset/load and signal distribution network
JPS61294948A (ja) デ−タ伝送装置
JPH04105412A (ja) フリップフロップ
JPS61294554A (ja) デ−タ伝送装置
JPS61262956A (ja) デ−タ伝送装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term