JPH044344U - - Google Patents
Info
- Publication number
- JPH044344U JPH044344U JP4323490U JP4323490U JPH044344U JP H044344 U JPH044344 U JP H044344U JP 4323490 U JP4323490 U JP 4323490U JP 4323490 U JP4323490 U JP 4323490U JP H044344 U JPH044344 U JP H044344U
- Authority
- JP
- Japan
- Prior art keywords
- input
- output
- address
- multiplexer
- latch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001934 delay Effects 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 2
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4323490U JPH044344U (cs) | 1990-04-23 | 1990-04-23 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4323490U JPH044344U (cs) | 1990-04-23 | 1990-04-23 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH044344U true JPH044344U (cs) | 1992-01-16 |
Family
ID=31555479
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4323490U Pending JPH044344U (cs) | 1990-04-23 | 1990-04-23 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH044344U (cs) |
-
1990
- 1990-04-23 JP JP4323490U patent/JPH044344U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63146298A (ja) | 可変語長シフトレジスタ | |
| KR920010618A (ko) | 동기형 다이나믹 ram | |
| JPH01155711A (ja) | 論理回路 | |
| KR900015434A (ko) | 신호 발생회로 | |
| JP2002014651A5 (cs) | ||
| JPH0454909B2 (cs) | ||
| JPH044344U (cs) | ||
| JPS62117410A (ja) | フリツプフロツプ | |
| JPH0193928A (ja) | ダイナミック方式プログラマブルロジックアレイ | |
| KR970076843A (ko) | 싱크로너스 미러 딜레이 회로 | |
| JPH02224126A (ja) | 知識処理電子回路 | |
| JPH04102080U (ja) | 波形発生器 | |
| JPH045292B2 (cs) | ||
| JPH01118287A (ja) | 記憶回路 | |
| JPS60162325A (ja) | 多重制御回路 | |
| JPS6139297A (ja) | 半導体集積回路 | |
| JPH08106430A (ja) | データ転送方法 | |
| JPS6151546U (cs) | ||
| JPH052890A (ja) | 半導体メモリ装置 | |
| JPS6263792U (cs) | ||
| JPH02300825A (ja) | スキャン制御方式 | |
| JPH08329671A (ja) | 半導体遅延装置 | |
| JPS6316329A (ja) | 演算装置のデ−タ送出回路 | |
| JPH03102278A (ja) | Nmr装置の実時間コントロール方式 | |
| JPH06295261A (ja) | 記憶装置のデータ転送装置 |