JPH0443419B2 - - Google Patents

Info

Publication number
JPH0443419B2
JPH0443419B2 JP1994784A JP1994784A JPH0443419B2 JP H0443419 B2 JPH0443419 B2 JP H0443419B2 JP 1994784 A JP1994784 A JP 1994784A JP 1994784 A JP1994784 A JP 1994784A JP H0443419 B2 JPH0443419 B2 JP H0443419B2
Authority
JP
Japan
Prior art keywords
silicon
single crystal
substrate
support layer
curvature
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1994784A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60165737A (ja
Inventor
Hironori Inoe
Takaya Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP1994784A priority Critical patent/JPS60165737A/ja
Publication of JPS60165737A publication Critical patent/JPS60165737A/ja
Publication of JPH0443419B2 publication Critical patent/JPH0443419B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
JP1994784A 1984-02-08 1984-02-08 絶縁分離基板 Granted JPS60165737A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1994784A JPS60165737A (ja) 1984-02-08 1984-02-08 絶縁分離基板

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1994784A JPS60165737A (ja) 1984-02-08 1984-02-08 絶縁分離基板

Publications (2)

Publication Number Publication Date
JPS60165737A JPS60165737A (ja) 1985-08-28
JPH0443419B2 true JPH0443419B2 (enrdf_load_stackoverflow) 1992-07-16

Family

ID=12013394

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1994784A Granted JPS60165737A (ja) 1984-02-08 1984-02-08 絶縁分離基板

Country Status (1)

Country Link
JP (1) JPS60165737A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4892842A (en) * 1987-10-29 1990-01-09 Tektronix, Inc. Method of treating an integrated circuit

Also Published As

Publication number Publication date
JPS60165737A (ja) 1985-08-28

Similar Documents

Publication Publication Date Title
JPH0451071B2 (enrdf_load_stackoverflow)
JP2682529B2 (ja) 半導体素子の素子分離絶縁膜形成方法
US4879253A (en) Method for fabricating a semiconductor device using a BPSG layer containing high concentrations of phosphorus and boron
US6066576A (en) Method for forming oxide using high pressure
US5122473A (en) Process for forming a field isolation structure and gate structures in integrated misfet devices
JPS6155252B2 (enrdf_load_stackoverflow)
JPH0443419B2 (enrdf_load_stackoverflow)
EP0127814A1 (en) Process for forming a narrow mesa on a substrate and process for making a self-aligned gate field effect transistor
JPH0473296B2 (enrdf_load_stackoverflow)
US4173674A (en) Dielectric insulator separated substrate for semiconductor integrated circuits
JPH01184957A (ja) Mosトランジスタの製造方法
CA1059647A (en) Method of preparing dielectric insulator separated substrate for semiconductor integrated circuits
JPS5812340A (ja) 半導体装置の製造方法
JPS60193324A (ja) 半導体基板の製造方法
JPH0137851B2 (enrdf_load_stackoverflow)
JPS6155250B2 (enrdf_load_stackoverflow)
JPH0528501B2 (enrdf_load_stackoverflow)
JPH049371B2 (enrdf_load_stackoverflow)
JPS6056291B2 (ja) 誘電体絶縁分離基板の製造法
JPS5840337B2 (ja) 半導体集積回路の製造方法
JPS62124753A (ja) 絶縁層分離基板の製法
JPS62219916A (ja) 半導体装置の製造方法
JPH10321616A (ja) 半導体素子の素子分離絶縁膜形成方法
JPH02268443A (ja) 半導体装置
JPS62177958A (ja) 半導体装置の製造方法