JPH0440733B2 - - Google Patents

Info

Publication number
JPH0440733B2
JPH0440733B2 JP57172104A JP17210482A JPH0440733B2 JP H0440733 B2 JPH0440733 B2 JP H0440733B2 JP 57172104 A JP57172104 A JP 57172104A JP 17210482 A JP17210482 A JP 17210482A JP H0440733 B2 JPH0440733 B2 JP H0440733B2
Authority
JP
Japan
Prior art keywords
phase
microinstruction
register
control memory
microinstructions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57172104A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5971549A (ja
Inventor
Koichi Murata
Kyosumi Sato
Yoshihiro Mizushima
Katsumi Oonishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57172104A priority Critical patent/JPS5971549A/ja
Publication of JPS5971549A publication Critical patent/JPS5971549A/ja
Publication of JPH0440733B2 publication Critical patent/JPH0440733B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP57172104A 1982-09-30 1982-09-30 マイクロプログラムによる仮処置方式 Granted JPS5971549A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57172104A JPS5971549A (ja) 1982-09-30 1982-09-30 マイクロプログラムによる仮処置方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57172104A JPS5971549A (ja) 1982-09-30 1982-09-30 マイクロプログラムによる仮処置方式

Publications (2)

Publication Number Publication Date
JPS5971549A JPS5971549A (ja) 1984-04-23
JPH0440733B2 true JPH0440733B2 (enrdf_load_html_response) 1992-07-06

Family

ID=15935616

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57172104A Granted JPS5971549A (ja) 1982-09-30 1982-09-30 マイクロプログラムによる仮処置方式

Country Status (1)

Country Link
JP (1) JPS5971549A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5029731B2 (ja) 2010-07-08 2012-09-19 富士電機機器制御株式会社 電磁接触器

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5736347A (en) * 1980-08-13 1982-02-27 Nec Corp Data processing equipment

Also Published As

Publication number Publication date
JPS5971549A (ja) 1984-04-23

Similar Documents

Publication Publication Date Title
US5594741A (en) Method for control of random test vector generation
GB1274830A (en) Data processing system
JPS62249226A (ja) プログラム可能論理装置およびその方法
JPS6231439B2 (enrdf_load_html_response)
JPH0769791B2 (ja) マイクロプロセッサ
US4101967A (en) Single bit logic microprocessor
JPH0440733B2 (enrdf_load_html_response)
US4195339A (en) Sequential control system
JPS59211146A (ja) スキヤンイン方法
JP2699431B2 (ja) レジスタ
JP3771393B2 (ja) 半導体記憶装置、この半導体記憶装置を搭載した回路基板、および、この半導体記憶装置の接続試験方法
JP2924968B2 (ja) 時間双方向シミュレーション装置
RU2034329C1 (ru) Устройство управления
JP3033597B2 (ja) プライオリティーエンコーダ及びこれを用いた半導体集積回路
JP2581214B2 (ja) 論理シミュレータ
JPS5814265A (ja) ワンチツプマイクロコンピユ−タ
JPH02110792A (ja) マイクロコンピュータ
JPS62186338A (ja) シミユレ−シヨンシステム
JPS6015969B2 (ja) マイクロ命令アドレス生成方式
JPS6367212B2 (enrdf_load_html_response)
JPS61161509A (ja) 高速シ−ケンス演算方式及びその装置
JPH01142848A (ja) アドレストラップ回路
D'Antonoli Design, Manufacture and Testing of a 4-Bit Microprocessor
JPS6045827B2 (ja) 試験パタ−ン発生器
JPS59170937A (ja) 論理演算回路