JPH0439700B2 - - Google Patents

Info

Publication number
JPH0439700B2
JPH0439700B2 JP59172696A JP17269684A JPH0439700B2 JP H0439700 B2 JPH0439700 B2 JP H0439700B2 JP 59172696 A JP59172696 A JP 59172696A JP 17269684 A JP17269684 A JP 17269684A JP H0439700 B2 JPH0439700 B2 JP H0439700B2
Authority
JP
Japan
Prior art keywords
data
buffer
buffer area
information
data buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP59172696A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6151256A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP59172696A priority Critical patent/JPS6151256A/ja
Publication of JPS6151256A publication Critical patent/JPS6151256A/ja
Publication of JPH0439700B2 publication Critical patent/JPH0439700B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)
JP59172696A 1984-08-20 1984-08-20 受信デ−タ転送制御方式 Granted JPS6151256A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59172696A JPS6151256A (ja) 1984-08-20 1984-08-20 受信デ−タ転送制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59172696A JPS6151256A (ja) 1984-08-20 1984-08-20 受信デ−タ転送制御方式

Publications (2)

Publication Number Publication Date
JPS6151256A JPS6151256A (ja) 1986-03-13
JPH0439700B2 true JPH0439700B2 (cg-RX-API-DMAC7.html) 1992-06-30

Family

ID=15946655

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59172696A Granted JPS6151256A (ja) 1984-08-20 1984-08-20 受信デ−タ転送制御方式

Country Status (1)

Country Link
JP (1) JPS6151256A (cg-RX-API-DMAC7.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4878197A (en) * 1987-08-17 1989-10-31 Control Data Corporation Data communication apparatus
JPH01276257A (ja) * 1988-04-27 1989-11-06 Yamatake Honeywell Co Ltd 通信制御装置

Also Published As

Publication number Publication date
JPS6151256A (ja) 1986-03-13

Similar Documents

Publication Publication Date Title
US5325492A (en) System for asynchronously delivering self-describing control elements with a pipe interface having distributed, shared memory
US5251303A (en) System for DMA block data transfer based on linked control blocks
EP0208430B1 (en) A method and apparatus for performing variable length data read transactions
KR100766732B1 (ko) 고속의 낮은 오버헤드의 콘텍스트 전환을 실행하는 디바이스 및 방법
GB2101374A (en) Interface circuit
US5155830A (en) Data processing system capable of performing a direct memory access transfer of data stored in a physical area in a memory
US5161215A (en) Method for controlling data transfer buffer
US5923852A (en) Method and system for fast data transmissions in a processing system utilizing interrupts
JPS5897944A (ja) 複数マイクロプロセツサ間デ−タ転送方式
JPH0439700B2 (cg-RX-API-DMAC7.html)
CN115801814A (zh) 一种基于串口双fifo缓冲区结构的数据传输方法、系统及存储介质
US6633928B2 (en) Fast process context switching buffer
JPH02310649A (ja) 受信フレーム転送方式および通信制御装置
JPS61250758A (ja) 通信制御装置
JPS62192844A (ja) Ｄｍａ制御回路
JPS6218074B2 (cg-RX-API-DMAC7.html)
JP2789654B2 (ja) バッファ制御方式
JPS5921051B2 (ja) 通信制御装置
JPS61290548A (ja) 記憶装置の領域管理方式
JPH0644258B2 (ja) Ｄｍａ転送先バッファ設定方式
JPH03212752A (ja) データ通信システム
JPS5958552A (ja) スロ−ダウン制御方式
JPH0298764A (ja) ファイルデータ転送制御方式
JPS60263249A (ja) デ−タ転送制御方式
JPH0392954A (ja) バッファ装置