JPH0438522Y2 - - Google Patents

Info

Publication number
JPH0438522Y2
JPH0438522Y2 JP1986118453U JP11845386U JPH0438522Y2 JP H0438522 Y2 JPH0438522 Y2 JP H0438522Y2 JP 1986118453 U JP1986118453 U JP 1986118453U JP 11845386 U JP11845386 U JP 11845386U JP H0438522 Y2 JPH0438522 Y2 JP H0438522Y2
Authority
JP
Japan
Prior art keywords
carrier
pattern
chip component
recess
cavity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1986118453U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6324838U (bs
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1986118453U priority Critical patent/JPH0438522Y2/ja
Publication of JPS6324838U publication Critical patent/JPS6324838U/ja
Application granted granted Critical
Publication of JPH0438522Y2 publication Critical patent/JPH0438522Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/15165—Monolayer substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP1986118453U 1986-08-01 1986-08-01 Expired JPH0438522Y2 (bs)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1986118453U JPH0438522Y2 (bs) 1986-08-01 1986-08-01

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1986118453U JPH0438522Y2 (bs) 1986-08-01 1986-08-01

Publications (2)

Publication Number Publication Date
JPS6324838U JPS6324838U (bs) 1988-02-18
JPH0438522Y2 true JPH0438522Y2 (bs) 1992-09-09

Family

ID=31004918

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1986118453U Expired JPH0438522Y2 (bs) 1986-08-01 1986-08-01

Country Status (1)

Country Link
JP (1) JPH0438522Y2 (bs)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3323958B2 (ja) * 1993-06-14 2002-09-09 ポリプラスチックス株式会社 モールド形電気部品の製造方法
EP3542398A4 (en) * 2016-11-21 2020-12-02 3M Innovative Properties Company AUTOMATIC REGISTRATION BETWEEN CIRCUIT CHIPS AND INTERCONNECTIONS

Also Published As

Publication number Publication date
JPS6324838U (bs) 1988-02-18

Similar Documents

Publication Publication Date Title
US5240588A (en) Method for electroplating the lead pins of a semiconductor device pin grid array package
JPH0234462B2 (bs)
JPH03225854A (ja) 半導体デバイス及びその製造方法
JPS5832785B2 (ja) 電子部品容器
US4857988A (en) Leadless ceramic chip carrier
JPH0438522Y2 (bs)
JPH0239097B2 (bs)
US3905038A (en) Semiconductor assembly and method
JPH0669073B2 (ja) リ−ドレス部品
JPS6326545B2 (bs)
JPH05259372A (ja) ハイブリッドｉｃ
EP0100727B1 (en) Semiconductor device comprising a ceramic base
JP3441170B2 (ja) 配線基板
JPS6035243Y2 (ja) 半導体リ−ドレスパッケ−ジ
JP2841825B2 (ja) 混成集積回路
JPH04139737A (ja) 半導体チップの実装方法
JP3950950B2 (ja) セラミック配線基板の製造方法
JPH0380357B2 (bs)
JP2003068920A (ja) 配線基板
JPH05211246A (ja) リードレスチップキャリア型半導体装置
JPS634690A (ja) 厚膜混成集積回路基板
GB1504663A (en) Large area hybrid microcircuit assembly
JPH0810201Y2 (ja) 半導体装置用パッケージ
JPH10189819A (ja) 半導体装置及びその製造方法
JPS63255930A (ja) 半導体装置