JPH0436655U - - Google Patents
Info
- Publication number
- JPH0436655U JPH0436655U JP7841990U JP7841990U JPH0436655U JP H0436655 U JPH0436655 U JP H0436655U JP 7841990 U JP7841990 U JP 7841990U JP 7841990 U JP7841990 U JP 7841990U JP H0436655 U JPH0436655 U JP H0436655U
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- peripheral circuit
- signal
- cycle
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 2
- 230000002093 peripheral effect Effects 0.000 claims 7
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7841990U JPH0436655U (cs) | 1990-07-24 | 1990-07-24 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7841990U JPH0436655U (cs) | 1990-07-24 | 1990-07-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0436655U true JPH0436655U (cs) | 1992-03-27 |
Family
ID=31621675
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7841990U Pending JPH0436655U (cs) | 1990-07-24 | 1990-07-24 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0436655U (cs) |
-
1990
- 1990-07-24 JP JP7841990U patent/JPH0436655U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0436655U (cs) | ||
| JPS6055916B2 (ja) | タイミング回路 | |
| JPS5851333U (ja) | プログラム処理装置 | |
| JP2617132B2 (ja) | ダイレクトメモリアクセス方式 | |
| JPS6020099U (ja) | Ｐ−ｒｏｍ書込器 | |
| JPH08329034A (ja) | マイクロコンピュータによるアナログデータ読込回路 | |
| JPH03124398U (cs) | ||
| JPS5819341U (ja) | グラフイツク・デイスプレイ装置 | |
| JPS5915153U (ja) | 車両用デ−タ収録装置 | |
| JPS61163400U (cs) | ||
| JPS60164258U (ja) | デ−タ転送制御装置 | |
| JPH02123799U (cs) | ||
| JPS5999522A (ja) | 入出力制御方式 | |
| JPH01287767A (ja) | Ｒａｍの制御回路 | |
| JPH01127040U (cs) | ||
| JPS59118048U (ja) | 双方向ダイレクトメモリアクセス転送回路 | |
| JPH0581445A (ja) | マイクロコンピユータｌｓｉ | |
| JPH0452252U (cs) | ||
| JPS61233860A (ja) | デ−タ転送方式 | |
| JPS6335147U (cs) | ||
| JPS6095653U (ja) | デ−タバス制御装置 | |
| JPH02105239A (ja) | マイクロコンピュータ | |
| JPH0265296U (cs) | ||
| JPS6030051U (ja) | Ｐｃｍデ−タ発生回路 | |
| JPS60642U (ja) | 入出力制御装置 |