JPH0434327B2 - - Google Patents

Info

Publication number
JPH0434327B2
JPH0434327B2 JP62246767A JP24676787A JPH0434327B2 JP H0434327 B2 JPH0434327 B2 JP H0434327B2 JP 62246767 A JP62246767 A JP 62246767A JP 24676787 A JP24676787 A JP 24676787A JP H0434327 B2 JPH0434327 B2 JP H0434327B2
Authority
JP
Japan
Prior art keywords
output
circuit
complementary signal
signal
inverter circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62246767A
Other languages
English (en)
Japanese (ja)
Other versions
JPH01814A (ja
JPS64814A (en
Inventor
Hiroyuki Hara
Shoji Ueno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP62246767A priority Critical patent/JPS64814A/ja
Priority to US07/230,549 priority patent/US4950920A/en
Priority to EP88307474A priority patent/EP0310232B1/en
Priority to DE8888307474T priority patent/DE3875216T2/de
Priority to KR1019880010532A priority patent/KR920000837B1/ko
Publication of JPH01814A publication Critical patent/JPH01814A/ja
Publication of JPS64814A publication Critical patent/JPS64814A/ja
Publication of JPH0434327B2 publication Critical patent/JPH0434327B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/151—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Logic Circuits (AREA)
  • Manipulation Of Pulses (AREA)
JP62246767A 1987-03-24 1987-09-30 Complementary signal output circuit Granted JPS64814A (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP62246767A JPS64814A (en) 1987-03-24 1987-09-30 Complementary signal output circuit
US07/230,549 US4950920A (en) 1987-09-30 1988-08-10 Complementary signal output circuit with reduced skew
EP88307474A EP0310232B1 (en) 1987-09-30 1988-08-11 Complementary signal output circuit
DE8888307474T DE3875216T2 (de) 1987-09-30 1988-08-11 Komplementaersignal-ausgangsschaltung.
KR1019880010532A KR920000837B1 (ko) 1987-09-30 1988-08-19 상보신호출력회로

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP62-67963 1987-03-24
JP6796387 1987-03-24
JP62246767A JPS64814A (en) 1987-03-24 1987-09-30 Complementary signal output circuit

Publications (3)

Publication Number Publication Date
JPH01814A JPH01814A (ja) 1989-01-05
JPS64814A JPS64814A (en) 1989-01-05
JPH0434327B2 true JPH0434327B2 (enrdf_load_stackoverflow) 1992-06-05

Family

ID=26409201

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62246767A Granted JPS64814A (en) 1987-03-24 1987-09-30 Complementary signal output circuit

Country Status (1)

Country Link
JP (1) JPS64814A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2000260464A1 (en) * 2000-06-22 2002-01-02 Micron Technology, Inc. Balanced dual-edge triggered data bit shifting circuit and method
WO2014175299A1 (ja) * 2013-04-26 2014-10-30 株式会社村田製作所 スイッチング電源装置用制御回路

Also Published As

Publication number Publication date
JPS64814A (en) 1989-01-05

Similar Documents

Publication Publication Date Title
KR920000837B1 (ko) 상보신호출력회로
JPS62230221A (ja) バツフア回路
JP3114215B2 (ja) クロック周波２逓倍器
JPS63300623A (ja) 半導体バツフア回路
US5272389A (en) Level shifter circuit
JP3071347B2 (ja) デジタル信号伝送回路
JPH0434327B2 (enrdf_load_stackoverflow)
JPS5915210B2 (ja) ラツチ回路
KR960026760A (ko) 펄스 신호 정형회로
US6864727B2 (en) Pulse generator with polarity control
EP0183582B1 (en) Clock buffer circuit with non-saturated pull-up transistor to avoid hot electron effects
JP3190199B2 (ja) 同相信号出力回路、逆相信号出力回路、二相信号出力回路及び信号出力回路
JPH0851347A (ja) 位相整合回路
JP2894040B2 (ja) ラッチ回路
JPH04151912A (ja) 分周回路
JPH01814A (ja) 相補信号出力回路
JPH05284005A (ja) レベルシフト回路
JP2776643B2 (ja) クロック駆動回路
JPH04352513A (ja) ラッチ回路
JPS5997222A (ja) クロツクパルス発生回路
JPH0983317A (ja) 短パルス除去回路
JPH05265407A (ja) デューティ液晶駆動回路
JP2932813B2 (ja) 出力ラッチ回路
JPH0795018A (ja) パルス幅延長回路
JP2644368B2 (ja) 入力信号バッファ回路

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080605

Year of fee payment: 16