JPH0431178B2 - - Google Patents
Info
- Publication number
- JPH0431178B2 JPH0431178B2 JP60089556A JP8955685A JPH0431178B2 JP H0431178 B2 JPH0431178 B2 JP H0431178B2 JP 60089556 A JP60089556 A JP 60089556A JP 8955685 A JP8955685 A JP 8955685A JP H0431178 B2 JPH0431178 B2 JP H0431178B2
- Authority
- JP
- Japan
- Prior art keywords
- metal
- layer
- electrode
- film
- wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
Landscapes
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60089556A JPS61274348A (ja) | 1985-04-25 | 1985-04-25 | 光電変換装置用配線基板の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60089556A JPS61274348A (ja) | 1985-04-25 | 1985-04-25 | 光電変換装置用配線基板の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61274348A JPS61274348A (ja) | 1986-12-04 |
| JPH0431178B2 true JPH0431178B2 (enExample) | 1992-05-25 |
Family
ID=13974093
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60089556A Granted JPS61274348A (ja) | 1985-04-25 | 1985-04-25 | 光電変換装置用配線基板の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61274348A (enExample) |
-
1985
- 1985-04-25 JP JP60089556A patent/JPS61274348A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61274348A (ja) | 1986-12-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1667510B1 (en) | Method for manufacturing double-sided printed glass board | |
| US4964947A (en) | Method of manufacturing double-sided wiring substrate | |
| US4640739A (en) | Process of producing galvanic layers of solder of precise contour on inorganic substrates | |
| US4978423A (en) | Selective solder formation on printed circuit boards | |
| US4057659A (en) | Semiconductor device and a method of producing such device | |
| KR850001363B1 (ko) | 후막 파인패턴(thick film fine pattern) 도전체(導電體)의 제조방법 | |
| US4075416A (en) | Electronic thin film circuit unit and method of making the same | |
| JPH09232733A (ja) | 材料封じ込め手段を有する回路形成基板およびその製法 | |
| JPH0431178B2 (enExample) | ||
| JPS63122248A (ja) | 半導体装置の製造方法 | |
| JPH0513933A (ja) | プリント配線板の導体パターン及びその形成方法 | |
| JPH0374510B2 (enExample) | ||
| JPH04144190A (ja) | 配線基板およびその製造方法 | |
| JPH0410235B2 (enExample) | ||
| JPH10270630A (ja) | 半導体装置用基板及びその製造方法 | |
| JPH0135515B2 (enExample) | ||
| US3554876A (en) | Process for etching and electro plating a printed circuit | |
| JPH10294548A (ja) | プリント配線板の製造方法およびそれを用いたプリント配線板 | |
| JPH09270355A (ja) | 電子部品及びその製造方法 | |
| JPH02198141A (ja) | 半導体装置のバンプ電極の製造方法 | |
| JPH0621651A (ja) | 多層配線回路板及びその製造方法 | |
| JPH06342796A (ja) | 突起電極の形成方法 | |
| KR930008868B1 (ko) | 다층상호 연결구조를 갖는 반도체장치와 그 제조 방법 | |
| JPH05347212A (ja) | 薄膜電子部品及びその製造方法 | |
| JP4730071B2 (ja) | 回路基板の製造方法 |