Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filedfiledCritical
Priority to JP22725182ApriorityCriticalpatent/JPS59121421A/ja
Publication of JPS59121421ApublicationCriticalpatent/JPS59121421A/ja
Publication of JPH0430061B2publicationCriticalpatent/JPH0430061B2/ja
G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
G06F13/14—Handling requests for interconnection or transfer
G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal