JPH0429425Y2 - - Google Patents
Info
- Publication number
- JPH0429425Y2 JPH0429425Y2 JP1982026903U JP2690382U JPH0429425Y2 JP H0429425 Y2 JPH0429425 Y2 JP H0429425Y2 JP 1982026903 U JP1982026903 U JP 1982026903U JP 2690382 U JP2690382 U JP 2690382U JP H0429425 Y2 JPH0429425 Y2 JP H0429425Y2
- Authority
- JP
- Japan
- Prior art keywords
- list
- custom
- lsi
- state
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 229920000747 poly(lactic acid) Polymers 0.000 claims description 15
- 230000006870 function Effects 0.000 claims description 7
- 238000004088 simulation Methods 0.000 description 7
- 101100075513 Oryza sativa subsp. japonica LSI3 gene Proteins 0.000 description 6
- 101150046174 NIP2-1 gene Proteins 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 3
- 230000006399 behavior Effects 0.000 description 2
- 238000007689 inspection Methods 0.000 description 2
- 101100075512 Oryza sativa subsp. japonica LSI2 gene Proteins 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
Landscapes
- Logic Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1982026903U JPS58130273U (ja) | 1982-02-26 | 1982-02-26 | ハ−ドウエアシミユレ−タ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1982026903U JPS58130273U (ja) | 1982-02-26 | 1982-02-26 | ハ−ドウエアシミユレ−タ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58130273U JPS58130273U (ja) | 1983-09-02 |
| JPH0429425Y2 true JPH0429425Y2 (enrdf_load_stackoverflow) | 1992-07-16 |
Family
ID=30038830
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1982026903U Granted JPS58130273U (ja) | 1982-02-26 | 1982-02-26 | ハ−ドウエアシミユレ−タ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58130273U (enrdf_load_stackoverflow) |
-
1982
- 1982-02-26 JP JP1982026903U patent/JPS58130273U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58130273U (ja) | 1983-09-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3027009B2 (ja) | 設計取り込みシステム | |
| US9881119B1 (en) | Methods, systems, and computer program product for constructing a simulation schematic of an electronic design across multiple design fabrics | |
| US7444257B2 (en) | Generation of a testbench for a representation of a device | |
| JP3248753B2 (ja) | 組み合わせ論理回路の遷移表決定方法及び装置 | |
| EP0217922B1 (en) | An array for simulating computer functions for large computer systems | |
| JPH02252066A (ja) | シミュレーション装置及びシミュレーション方法 | |
| JPH0230056B2 (enrdf_load_stackoverflow) | ||
| JPS63145549A (ja) | 論理回路シミユレ−シヨン方法 | |
| JPH03118488A (ja) | 故障シミュレーション方式 | |
| JPH0432348B2 (enrdf_load_stackoverflow) | ||
| JPH0429425Y2 (enrdf_load_stackoverflow) | ||
| Kamath et al. | A comprehensive multi-voltage design platform for system-level validation of standard cell library | |
| US20140089873A1 (en) | Automatically Identifying Resettable Flops For Digital Designs | |
| JPH06260557A (ja) | 半導体設計支援装置 | |
| JPH1063704A (ja) | 半導体試験装置 | |
| JP4182279B2 (ja) | 論理検証方法及びプログラム | |
| US7072816B1 (en) | Method and system for providing hierarchical self-checking in ASIC simulation | |
| JPH01201765A (ja) | 論理シミュレータ装置 | |
| JPS58146948A (ja) | フアンクシヨンマクロ | |
| JP2797127B2 (ja) | 論理シミュレータ | |
| JPS6029865A (ja) | 論理シミュレーション装置 | |
| CN119272675A (zh) | 一种用于验证多模式高速异步接口的方法 | |
| JP3004670B2 (ja) | 論理シミュレータ | |
| Dutoit et al. | The use of system level synthesis tools in education | |
| JPH0415873A (ja) | 諭理回路シミュレーシヨン用テストパターンの管理方法 |