JPH04275084A - Variable speed driver - Google Patents

Variable speed driver

Info

Publication number
JPH04275084A
JPH04275084A JP3055761A JP5576191A JPH04275084A JP H04275084 A JPH04275084 A JP H04275084A JP 3055761 A JP3055761 A JP 3055761A JP 5576191 A JP5576191 A JP 5576191A JP H04275084 A JPH04275084 A JP H04275084A
Authority
JP
Japan
Prior art keywords
input
variable speed
output
memory
speed driver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3055761A
Other languages
Japanese (ja)
Other versions
JP3008523B2 (en
Inventor
Hironobu Matsueda
松枝 弘宣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP3055761A priority Critical patent/JP3008523B2/en
Publication of JPH04275084A publication Critical patent/JPH04275084A/en
Application granted granted Critical
Publication of JP3008523B2 publication Critical patent/JP3008523B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Control Of Electric Motors In General (AREA)
  • Control Of Ac Motors In General (AREA)
  • Control Of Multiple Motors (AREA)
  • Control By Computers (AREA)
  • Inverter Devices (AREA)
  • Programmable Controllers (AREA)

Abstract

PURPOSE:To easily cope with various application at user level by standardizing a variable speed driver. CONSTITUTION:A table T is provided in a memory of a variable speed driver comprising at least a processor 1, an I/O unit 2 and the memory 3. A standard variable speed driver can easily cope with various application based on correspondence between I/O terminals and I/O signals defined on the table T.

Description

【発明の詳細な説明】[Detailed description of the invention]

【0001】0001

【産業上の利用分野】この発明は、VVVF(可変電圧
可変周波数)インバータに代表されるような可変速駆動
装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a variable speed drive device such as a variable voltage variable frequency (VVVF) inverter.

【0002】0002

【従来の技術】最近は、可変速駆動装置も例えばマイク
ロプロセッサを利用して制御,演算またはシーケンス処
理を実行するものが多くなってきた。ところで、かかる
可変速駆動装置で取り扱われる入出力信号としては、例
えば「正転指令」,「フリーラン停止指令」,「速度設
定信号」,「零速状態」などがあるが、これらは入出力
装置の各入出力端子と1対1に対応付けられているのが
一般的である。一方、この種の可変速駆動装置は各種分
野での応用が広がって来ており、入出力端子数も多く必
要となるが、従来はこのような種々の用途に応じた専用
の可変速駆動装置により対応しているのが普通である。
2. Description of the Related Art Recently, many variable speed drive devices utilize microprocessors to perform control, arithmetic operations, or sequence processing. By the way, the input/output signals handled by such a variable speed drive device include, for example, "normal rotation command", "free run stop command", "speed setting signal", and "zero speed state"; Generally, they are in one-to-one correspondence with each input/output terminal of the device. On the other hand, the application of this type of variable speed drive device is expanding in various fields, and a large number of input/output terminals are required. It is normal that this is supported by

【0003】0003

【発明が解決しようとする課題】しかしながら、このよ
うにすると僅かな変更に対しても一々専用のハードウエ
アを用意しなければならず、対応が煩雑であるばかりで
なくコスト高になるという問題がある。したがって、こ
の発明の課題は可変速駆動装置を標準化(汎用化)する
ことにより、種々の用途にユーザレベルで容易に対応し
得るようにすることにある。
[Problem to be solved by the invention] However, with this method, it is necessary to prepare dedicated hardware for each slight change, which causes problems such as not only complicated handling but also high costs. be. Therefore, an object of the present invention is to standardize (generalize) a variable speed drive device so that it can be easily adapted to various uses at the user level.

【0004】0004

【課題を解決するための手段】このような課題を解決す
るため、この発明では、少なくとも入出力装置,メモリ
およびプロセッサを内蔵してなる可変速駆動装置の前記
メモリにテーブルを設け、このテーブルにより前記入出
力装置の各入出力端子とそこで入出力されるべき各種入
出力信号とを用途に応じて対応付けることにより、用途
に応じた運転を可能にすることを特徴としている。
[Means for Solving the Problems] In order to solve such problems, the present invention provides a table in the memory of a variable speed drive device that includes at least an input/output device, a memory, and a processor, and uses this table to The device is characterized in that each input/output terminal of the input/output device is associated with various input/output signals to be input/output therein according to the purpose, thereby enabling operation according to the purpose.

【0005】[0005]

【作用】上記テーブルを利用して入出力端子と入出力信
号との対応付けを行なうことにより、種々の用途に対し
てもユーザレベルで容易に対応し得るようにする。つま
り、可変速駆動装置を汎用化することにより、製造の手
間を省きコストの低減を図るものである。
[Operation] By associating input/output terminals and input/output signals using the above table, various applications can be easily handled at the user level. In other words, by making the variable speed drive device more versatile, it is possible to save time and effort in manufacturing and reduce costs.

【0006】[0006]

【実施例】図1はこの発明の実施例を示すブロック図で
ある。すなわち、プロセッサ(CPU)1,入出力装置
2,メモリ3およびバス4からなる点は一般的な可変速
駆動装置と同じであるが、ここではメモリ3に図2の如
きテーブルTを設けた点が特徴である。
DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG. 1 is a block diagram showing an embodiment of the present invention. That is, it is the same as a general variable speed drive device in that it consists of a processor (CPU) 1, an input/output device 2, a memory 3, and a bus 4, but here the memory 3 is provided with a table T as shown in FIG. is a feature.

【0007】図2にかかるテーブルの例を示す。なお、
同図の#1,2〜Mは各々のチャネル番号を示し、DI
1〜DI4(一般的にはN個)は入出力装置の各端子を
示している。ここで、この発明による可変速駆動装置に
よりエレベータを駆動するときは、同図のように例えば
端子DI1には「多段速度設定1」信号、端子DI2に
は「多段速度設定2」信号、端子DI3には「トルクリ
ミット」信号、端子DI4には「トルクバイアス指令」
信号をそれぞれ対応付け、また押出機を駆動するときは
端子DI1には「多段速度設定1」信号、端子DI2に
は「トルクリミット」信号、端子DI3には「逆転防止
」信号、端子DI4には「ASR(速度調節器)のPI
(比例,積分)パラメータの切り換え」信号をそれぞれ
対応付ける。
An example of the table shown in FIG. 2 is shown. In addition,
#1, 2 to M in the same figure indicate each channel number, and DI
1 to DI4 (generally N pieces) indicate each terminal of the input/output device. Here, when driving an elevator by the variable speed drive device according to the present invention, as shown in the figure, for example, a "multi-stage speed setting 1" signal is sent to the terminal DI1, a "multi-stage speed setting 2" signal is sent to the terminal DI2, and a "multi-stage speed setting 2" signal is sent to the terminal DI3. is the "torque limit" signal, and the terminal DI4 is the "torque bias command".
The signals are associated with each other, and when driving the extruder, the "multi-stage speed setting 1" signal is sent to the terminal DI1, the "torque limit" signal is sent to the terminal DI2, the "reverse rotation prevention" signal is sent to the terminal DI3, and the "reverse rotation prevention" signal is sent to the terminal DI4. “PI of ASR (speed regulator)
(proportional, integral) parameter switching signals are associated with each other.

【0008】このようにすれば、例えばエレベータとし
て運転するときプロセッサ1に対してその旨の指示を与
えれば、プロセッサ1はテーブルTを参照することによ
り、各入出力端子から与えられる信号の意味を判断する
ことができ、これに基づき所定の演算,制御を実行する
ことができる。これは、他の用途についても同様である
。このように、テーブルTを用いて入出力端子と入出力
信号との対応付け(セット)を行なうことにより、種々
の用途に対してもユーザレベルで容易に対応することが
可能となる。
[0008] In this way, for example, when operating as an elevator, if an instruction to that effect is given to the processor 1, the processor 1 can determine the meaning of the signals given from each input/output terminal by referring to the table T. Based on this judgment, predetermined calculations and control can be executed. This also applies to other uses. In this way, by associating (setting) input/output terminals and input/output signals using table T, it becomes possible to easily handle various applications at the user level.

【0009】なお、上記では主としてディジタル入力信
号を対応付ける場合について説明したが、ディジタル出
力信号やアナログ入出力信号についても同様に対応付け
することができるのは云う迄もない。また、このような
対応付けは個々に行なうことも可能であるが、このよう
にすると端子数だけの設定が必要となり、またこれを記
憶するためのメモリ容量も増大するので、ここでは用途
別にチャネル番号を割り当てておき、このチャネル番号
を指定することにより容易に設定できるようにしている
。したがって、例えばクレーンを駆動するときはチャネ
ル番号「#2」を指定するだけで、対応付けを行なうこ
とができ、その他の用途の場合も同様である。さらに、
このようにしてテーブルに設定されたデータはPIパラ
メータ等の諸々のパラメータ同様に、不揮発性メモリや
コンデンサバックアップされたRAM等にセットし、電
源オフとなってもデータが消失しないようにしておくこ
とが望ましい。
[0009] In the above description, the case where digital input signals are mainly associated has been explained, but it goes without saying that digital output signals and analog input/output signals can also be associated in the same way. It is also possible to make this kind of correspondence individually, but doing so would require setting only the number of terminals, and the memory capacity to store this would also increase, so here we will set the channels for each purpose. By assigning a number and specifying this channel number, settings can be easily made. Therefore, for example, when driving a crane, correspondence can be established by simply specifying the channel number "#2", and the same applies to other uses. moreover,
The data set in the table in this way, as well as various parameters such as PI parameters, should be set in nonvolatile memory or capacitor-backed RAM, etc., so that the data will not be lost even if the power is turned off. is desirable.

【0010】0010

【発明の効果】この発明によれば、メモリテーブルを用
いて、入出力端子と入出力信号との対応付けを行なう(
セットする)だけで、種々の用途に対してもユーザレベ
ルで容易に対応し得る汎用の可変速駆動装置を提供する
ことが可能となる。
[Effects of the Invention] According to the present invention, a memory table is used to associate input/output terminals with input/output signals (
It becomes possible to provide a general-purpose variable speed drive device that can be easily adapted to various uses at the user level by simply setting the speed control device.

【図面の簡単な説明】[Brief explanation of the drawing]

【図1】この発明の実施例を示す構成図である。FIG. 1 is a configuration diagram showing an embodiment of the present invention.

【図2】メモリテーブルの具体例を示す構成図である。FIG. 2 is a configuration diagram showing a specific example of a memory table.

【符号の説明】[Explanation of symbols]

1  プロセッサ(CPU) 2  入出力装置 3  メモリ 4  バス T  テーブル 1 Processor (CPU) 2 Input/output device 3 Memory 4 Bus T table

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】  少なくとも入出力装置,メモリおよび
プロセッサを内蔵してなる可変速駆動装置の前記メモリ
にテーブルを設け、このテーブルにより前記入出力装置
の各入出力端子とそこで入出力されるべき各種入出力信
号とを用途に応じて対応付けることにより、用途に応じ
た運転を可能にしてなることを特徴とする可変速駆動装
置。
1. A table is provided in the memory of a variable speed drive device that includes at least an input/output device, a memory, and a processor, and the table identifies each input/output terminal of the input/output device and the various types to be input/output thereto. A variable speed drive device characterized by being able to operate according to the purpose by associating input and output signals with each other according to the purpose.
JP3055761A 1991-02-28 1991-02-28 Variable speed drive Expired - Fee Related JP3008523B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3055761A JP3008523B2 (en) 1991-02-28 1991-02-28 Variable speed drive

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3055761A JP3008523B2 (en) 1991-02-28 1991-02-28 Variable speed drive

Publications (2)

Publication Number Publication Date
JPH04275084A true JPH04275084A (en) 1992-09-30
JP3008523B2 JP3008523B2 (en) 2000-02-14

Family

ID=13007833

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3055761A Expired - Fee Related JP3008523B2 (en) 1991-02-28 1991-02-28 Variable speed drive

Country Status (1)

Country Link
JP (1) JP3008523B2 (en)

Also Published As

Publication number Publication date
JP3008523B2 (en) 2000-02-14

Similar Documents

Publication Publication Date Title
JPH04275084A (en) Variable speed driver
JPS61203883A (en) Servo motor control system
JPH0446418A (en) Digital/analog converter
KR960014096B1 (en) Multi-level speed control method of inverter
JP3210356B2 (en) Data zero judgment device
JP3189553B2 (en) Arithmetic unit
JPH01234911A (en) Control device for sequencer cooling system
KR940004127A (en) Motor control device and its method
KR100434140B1 (en) Inverter control apparatus using programmable logic controller, especially reducing load of the plc
KR970013628A (en) Real-time DC motor control device using pulse width modulation method
JPS63178305A (en) Numerical controller
KR890001798B1 (en) Data signal processing apparatus
JPS62274309A (en) Servo system
JPS60128875A (en) Coasting running operation controller
JPH05100792A (en) Displacement value converter
JP2789412B2 (en) Load distribution control circuit
KR970059873A (en) Option processing method using A / D port
JPH038016A (en) Latch data bit operating circuit
JPS62111304A (en) Control device for rotational frequency of main spindle
JPH04322190A (en) Method of operating speed control system
JPH05181522A (en) Numerical controller
JPS61151745A (en) Interruption processing system
JPH04282704A (en) Sequence controller
JPH01238495A (en) Controller for motor
JPS61134852A (en) Microcomputer

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071203

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081203

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081203

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091203

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101203

Year of fee payment: 11

LAPS Cancellation because of no payment of annual fees