JPH0427021B2 - - Google Patents

Info

Publication number
JPH0427021B2
JPH0427021B2 JP62242046A JP24204687A JPH0427021B2 JP H0427021 B2 JPH0427021 B2 JP H0427021B2 JP 62242046 A JP62242046 A JP 62242046A JP 24204687 A JP24204687 A JP 24204687A JP H0427021 B2 JPH0427021 B2 JP H0427021B2
Authority
JP
Japan
Prior art keywords
adhesive
wiring board
bonded
wiring boards
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62242046A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6485740A (en
Inventor
Takeshi Kano
Tooru Higuchi
Muneisa Yamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP62242046A priority Critical patent/JPS6485740A/ja
Publication of JPS6485740A publication Critical patent/JPS6485740A/ja
Publication of JPH0427021B2 publication Critical patent/JPH0427021B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/49105—Connecting at different heights
    • H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/15165—Monolayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate

Landscapes

  • Laminated Bodies (AREA)
  • Lining Or Joining Of Plastics Or The Like (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
JP62242046A 1987-09-26 1987-09-26 Manufacture of multi-layer laminate Granted JPS6485740A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62242046A JPS6485740A (en) 1987-09-26 1987-09-26 Manufacture of multi-layer laminate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62242046A JPS6485740A (en) 1987-09-26 1987-09-26 Manufacture of multi-layer laminate

Publications (2)

Publication Number Publication Date
JPS6485740A JPS6485740A (en) 1989-03-30
JPH0427021B2 true JPH0427021B2 (fr) 1992-05-08

Family

ID=17083463

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62242046A Granted JPS6485740A (en) 1987-09-26 1987-09-26 Manufacture of multi-layer laminate

Country Status (1)

Country Link
JP (1) JPS6485740A (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102016108228B4 (de) * 2016-05-03 2020-08-06 Lisa Dräxlmaier GmbH Verfahren und Vorrichtung zum Verschweissen von Bauteilen
CN106714476A (zh) * 2017-02-15 2017-05-24 昆山大洋电路板有限公司 一种新型四层板盲台阶加工工艺

Also Published As

Publication number Publication date
JPS6485740A (en) 1989-03-30

Similar Documents

Publication Publication Date Title
KR100522385B1 (ko) 다층 회로 기판 어셈블리, 다층 회로 기판 어셈블리 부품및 그들의 제조 방법
US20080121416A1 (en) Multilayer Printed Wiring Board And Manufacturing Method For Same
US8178191B2 (en) Multilayer wiring board and method of making the same
US10745819B2 (en) Printed wiring board, semiconductor package and method for manufacturing printed wiring board
KR102032171B1 (ko) 전자 부품 내장 기판 및 그 제조 방법
US20060166490A1 (en) Forming buried via hole substrates
WO2007052799A1 (fr) Carte a circuit imprime multi-couche et son procede de production
JP2008522397A (ja) 電子モジュール及びその製造方法
KR100257926B1 (ko) 회로기판형성용다층필름 및 이를 사용한 다층회로기판 및 반도체장치용패키지
JP4694007B2 (ja) 三次元実装パッケージの製造方法
JP3926064B2 (ja) プリント配線基板及びプリント配線基板の製造方法
EP3366092B1 (fr) Utilisation d'un corps de support de composant partiellement non durci pour la fabrication de support de composant
JPH0427021B2 (fr)
JP4899409B2 (ja) 多層プリント配線基板及びその製造方法
JP2002246745A (ja) 三次元実装パッケージ及びその製造方法、三次元実装パッケージ製造用接着材
JP5221682B2 (ja) プリント回路基板及びその製造方法
JPS60216573A (ja) フレキシブル印刷配線板の製造方法
JP4892924B2 (ja) 多層プリント配線基板及びその製造方法
JPH0671144B2 (ja) 多層高密度実装モジュール
JP4622449B2 (ja) 電子部品内蔵基板及びその製造方法
JP2007115952A (ja) インターポーザ基板及びその製造方法
US20040209044A1 (en) Non-homogeneous multilayer circuit assemblies and method of manufacture
JPH0521960A (ja) 多層プリント配線板およびその製造方法
JPH09181448A (ja) 多層配線板の製造方法
JPS59106193A (ja) プリント配線基板の多層化方法