JPH04239927A - Input/output subsystem - Google Patents
Input/output subsystemInfo
- Publication number
- JPH04239927A JPH04239927A JP3006744A JP674491A JPH04239927A JP H04239927 A JPH04239927 A JP H04239927A JP 3006744 A JP3006744 A JP 3006744A JP 674491 A JP674491 A JP 674491A JP H04239927 A JPH04239927 A JP H04239927A
- Authority
- JP
- Japan
- Prior art keywords
- input
- output subsystem
- peripheral device
- output
- peripheral
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000002093 peripheral effect Effects 0.000 claims abstract description 38
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
Abstract
Description
【0001】0001
【産業上の利用分野】本発明は、入出力サブシステムに
関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to input/output subsystems.
【0002】0002
【従来の技術】従来の入出力サブシステムは、ソフトウ
ェアにより管理される接続周辺装置テーブル上に各周辺
装置の接続情報を保持し、OSの立ち上げ時にソフトウ
ェアにより各周辺装置の情報を収集しテーブル上の情報
とチェックし各装置の接続の可、不可を決定する方式を
採用している。[Prior Art] A conventional input/output subsystem maintains connection information for each peripheral device on a connected peripheral device table managed by software, and when an OS is started, software collects information on each peripheral device and stores it in the table. A method is used to check with the above information and decide whether each device can be connected.
【0003】0003
【発明が解決しようとする課題】前述した従来の入出力
サブシステムでは、周辺装置と入出力装置の物理的な接
続関係をソフトウェアが管理しなければならず、接続周
辺装置テーブルに対応する入出力装置のポートが固定的
であるため誤って他のポートに周辺装置を接続すると使
用不可となるという問題点がある。[Problems to be Solved by the Invention] In the conventional input/output subsystem described above, the physical connection relationship between peripheral devices and input/output devices must be managed by software, and the input/output that corresponds to the connected peripheral device table is Since the ports of the device are fixed, there is a problem that if a peripheral device is connected to another port by mistake, it becomes unusable.
【0004】また一度構成を決定すると各ポートの優先
順位が固定的であるため各装置間の処理の優先順位を物
理的な接続の変更無しでは変更出来ないという問題点が
ある。Another problem is that once the configuration is determined, the priority order of each port is fixed, so the priority order of processing between each device cannot be changed without changing the physical connections.
【0005】[0005]
【課題を解決するための手段】本発明の入出力サブシス
テムは、各周辺装置に固有の装置IDを与え、前記周辺
装置の立ち上げ時に前記入出力制御装置が前記各周辺装
置から前記装置IDを検出する手段と、あらかじめ設定
された接続周辺装置テーブルと、該接続周辺装置テーブ
ルの保持内容と前記装置IDとを比較し一致しない装置
を使用不可能とする手段とを有することを特徴とする。Means for Solving the Problems The input/output subsystem of the present invention provides each peripheral device with a unique device ID, and when the peripheral device is started up, the input/output control device receives the device ID from each peripheral device. , a connected peripheral device table set in advance, and a means for comparing the contents held in the connected peripheral device table with the device ID and disabling a device that does not match. .
【0006】[0006]
【実施例】次に本発明について図面を参照して説明する
。DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be explained with reference to the drawings.
【0007】図1は、本発明の一実施例である。FIG. 1 shows one embodiment of the present invention.
【0008】1は入出力制御装置で、内部に処理要求優
先順位割当回路2と接続周辺装置テーブル3を有してい
る。41〜4nは入出力制御装置1に接続される周辺装
置であり各装置ごとに固有のIDを有している。Reference numeral 1 denotes an input/output control device, which internally has a processing request priority allocation circuit 2 and a connected peripheral device table 3. 41 to 4n are peripheral devices connected to the input/output control device 1, and each device has a unique ID.
【0009】入出力制御装置1は装置立ち上げ時に各周
辺装置のID情報を収集する。収集された各周辺装置の
ID情報は入出力制御装置内の接続周辺装置テーブル3
の保持内容と比較され不一致が検出された周辺装置は、
使用不可能状態とされる。The input/output control device 1 collects ID information of each peripheral device when the device is started up. The collected ID information of each peripheral device is stored in the connected peripheral device table 3 in the input/output control unit.
Peripheral devices for which discrepancies are detected are compared with the contents held by
It is considered unusable.
【0010】さらに接続周辺装置テーブル3に示される
物理チャネル番号が各周辺装置に通知されると共に処理
要求優先順位割当回路2にも通知される。処理要求優先
順位割当回路2は通知された物理チャネルの順位に従い
各周辺処理装置の処理要求優先順位を割り当てる。Furthermore, the physical channel number shown in the connected peripheral device table 3 is notified to each peripheral device, and also to the processing request priority allocation circuit 2. The processing request priority allocation circuit 2 allocates the processing request priority of each peripheral processing device according to the notified physical channel order.
【0011】[0011]
【発明の効果】以上説明したように本発明の入出力サブ
システムは、周辺装置の物理的接続関係を自由にし、さ
らに処理要求の優先順位をテーブル内容の変更のみで可
能とする効果がある。As described above, the input/output subsystem of the present invention has the effect of freeing the physical connection relationship of peripheral devices and also allowing the priority order of processing requests to be changed simply by changing the contents of the table.
【図1】本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing one embodiment of the present invention.
1 入出力制御装置 2 処理要求優先順位割当回路 3 接続周辺装置テーブル 41〜4n 周辺装置 1 Input/output control device 2 Processing request priority allocation circuit 3 Connected peripheral device table 41~4n Peripheral equipment
Claims (3)
前記周辺装置の立ち上げ時に前記入出力制御装置が前記
各周辺装置から前記装置IDを検出する手段と、あらか
じめ設定された接続周辺装置テーブルと、該接続周辺装
置テーブルの保持内容と前記装置IDとを比較し一致し
ない装置を使用不可能とする手段とを有することを特徴
とする入出力サブシステム。Claim 1: Give each peripheral device a unique device ID;
Means for the input/output control device to detect the device ID from each of the peripheral devices when starting up the peripheral device, a connected peripheral device table set in advance, the contents held in the connected peripheral device table, and the device ID. an input/output subsystem characterized in that the input/output subsystem is characterized in that the input/output subsystem is characterized in that the input/output subsystem is characterized in that the input/output subsystem is characterized in that the input/output subsystem is characterized in that the input/output subsystem is characterized in that the input/output subsystem is characterized in that the input/output subsystem is characterized in that the input/output subsystem is characterized in that the input/output subsystem is characterized in that the input/output subsystem is characterized in that the input/output subsystem has a means for comparing the apparatuses;
置の接続物理チャネル番号を保持し、前記各周辺装置か
ら検出した前記装置IDと前記接続物理チャネル番号に
従い前記各周辺装置に対して前記物理チャネル番号を割
り当てる手段を有することを特徴とする請求項1記載の
入出力サブシステム。2. The connection physical channel number of each peripheral device is held in the connected peripheral device table, and the physical channel number is assigned to each peripheral device according to the device ID detected from each peripheral device and the connected physical channel number. 2. The input/output subsystem of claim 1, further comprising means for assigning numbers.
の順位に従い前記各周辺装置からの入出力制御装置に対
する処理要求の優先順位を割り当てる手段を有すること
を特徴とする請求項2記載の入出力サブシステム。3. The input/output subsystem according to claim 2, further comprising means for assigning priorities of processing requests from each peripheral device to the input/output control device according to the assigned order of the physical channel numbers. .
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3006744A JPH04239927A (en) | 1991-01-24 | 1991-01-24 | Input/output subsystem |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3006744A JPH04239927A (en) | 1991-01-24 | 1991-01-24 | Input/output subsystem |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH04239927A true JPH04239927A (en) | 1992-08-27 |
Family
ID=11646717
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3006744A Pending JPH04239927A (en) | 1991-01-24 | 1991-01-24 | Input/output subsystem |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH04239927A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07105023A (en) * | 1993-09-20 | 1995-04-21 | Internatl Business Mach Corp <Ibm> | Method and apparatus for detection of spurious interrupt at inside of data processing system |
JP2008282245A (en) * | 2007-05-11 | 2008-11-20 | Fujitsu Ltd | Output device for information processor and control method for output port |
-
1991
- 1991-01-24 JP JP3006744A patent/JPH04239927A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07105023A (en) * | 1993-09-20 | 1995-04-21 | Internatl Business Mach Corp <Ibm> | Method and apparatus for detection of spurious interrupt at inside of data processing system |
JP2008282245A (en) * | 2007-05-11 | 2008-11-20 | Fujitsu Ltd | Output device for information processor and control method for output port |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH1055337A (en) | Device and method for bus recovery of multi-master bus system | |
KR910010337A (en) | Method and apparatus for dynamic management of I / O connection | |
JPH04239927A (en) | Input/output subsystem | |
JPH02230356A (en) | Bus extension device for information processor | |
JPS62249258A (en) | Device connection control system | |
JPH05210613A (en) | Peripheral equipment connecting system | |
JPS61269545A (en) | Computer system | |
JPS58182737A (en) | Information processor | |
JPH0573512A (en) | Multiprocessor system | |
JPH0535663A (en) | Hierarchical bus arbitration circuit | |
JPS6388666A (en) | Bus arbitration controller | |
JPH05298228A (en) | Input/output system | |
JPH0314059A (en) | Bus system | |
JPH10171696A (en) | File exclusive control unit | |
JPH02171947A (en) | Peripheral controller | |
JPH04245363A (en) | Bus arbitration system | |
JPH02194458A (en) | Overlap prevention system for logical path id | |
JPH04355861A (en) | Peripheral control processing device | |
JPS61259350A (en) | Memory device | |
JPH07105125A (en) | Dma channel allocation system | |
KR19990085589A (en) | Many identical function device control systems and control methods thereof | |
JPH03211647A (en) | Computer network system | |
JPS6279544A (en) | Memory response system | |
JPS6375863A (en) | Logon processing system | |
JPH0488459A (en) | Information processor |