JPH0420214B2 - - Google Patents

Info

Publication number
JPH0420214B2
JPH0420214B2 JP56203945A JP20394581A JPH0420214B2 JP H0420214 B2 JPH0420214 B2 JP H0420214B2 JP 56203945 A JP56203945 A JP 56203945A JP 20394581 A JP20394581 A JP 20394581A JP H0420214 B2 JPH0420214 B2 JP H0420214B2
Authority
JP
Japan
Prior art keywords
address
interrupt
input
program
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56203945A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58105319A (ja
Inventor
Tsuneo Yamaga
Masami Hoshino
Mikio Morita
Shuichi Toyoda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP56203945A priority Critical patent/JPS58105319A/ja
Publication of JPS58105319A publication Critical patent/JPS58105319A/ja
Publication of JPH0420214B2 publication Critical patent/JPH0420214B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/48Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806Task transfer initiation or dispatching
    • G06F9/4812Task transfer initiation or dispatching by interrupt, e.g. masked

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP56203945A 1981-12-16 1981-12-16 入出力操作プログラムの呼出し方法 Granted JPS58105319A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56203945A JPS58105319A (ja) 1981-12-16 1981-12-16 入出力操作プログラムの呼出し方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56203945A JPS58105319A (ja) 1981-12-16 1981-12-16 入出力操作プログラムの呼出し方法

Publications (2)

Publication Number Publication Date
JPS58105319A JPS58105319A (ja) 1983-06-23
JPH0420214B2 true JPH0420214B2 (enrdf_load_stackoverflow) 1992-04-02

Family

ID=16482274

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56203945A Granted JPS58105319A (ja) 1981-12-16 1981-12-16 入出力操作プログラムの呼出し方法

Country Status (1)

Country Link
JP (1) JPS58105319A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS58105319A (ja) 1983-06-23

Similar Documents

Publication Publication Date Title
US4268904A (en) Interruption control method for multiprocessor system
US5659756A (en) Method and system for providing access to logical partition information on a per resource basis
US3573855A (en) Computer memory protection
US4173783A (en) Method of accessing paged memory by an input-output unit
CA1179069A (en) Data transmission apparatus for a multiprocessor system
US5701495A (en) Scalable system interrupt structure for a multi-processing system
US5497501A (en) DMA controller using a predetermined number of transfers per request
US6148321A (en) Processor event recognition
US5410709A (en) Mechanism for rerouting and dispatching interrupts in a hybrid system environment
US5228127A (en) Clustered multiprocessor system with global controller connected to each cluster memory control unit for directing order from processor to different cluster processors
US5487154A (en) Host selectively determines whether a task should be performed by digital signal processor or DMA controller according to processing time and I/O data period
EP0348053B1 (en) Controlling the initiation of logical systems in a data processing system with logical processor facility
GB1373828A (en) Data processing systems
AU614044B2 (en) Information processing system capable of quickly detecting an extended buffer memory regardless of a state of a main memory device
US5524211A (en) System for employing select, pause, and identification registers to control communication among plural processors
JPH0420214B2 (enrdf_load_stackoverflow)
US5369746A (en) Interprocessor data transferring system and method
JPH01305460A (ja) プロセッサ間通信方式
JPS6239792B2 (enrdf_load_stackoverflow)
JPS58103039A (ja) デ−タベ−スシステム
JPH03144705A (ja) プログラマブルコントローラの動作状態監視装置
JPS61292752A (ja) 仮想計算機システム
JPS61121153A (ja) プロセツサ間通信制御方式
JPS60252966A (ja) フアイルアクセス可能時間事前通知処理方式
JPH04364545A (ja) メモリダンプ方法